Knowledge (XXG)

Chemical-mechanical polishing

Source 📝

135:
pushing it against the pad; typically the down force is an average force, but local pressure is needed for the removal mechanisms. Down force depends on the contact area which, in turn, is dependent on the structures of both the wafer and the pad. Typically the pads have a roughness of 50 μm; contact is made by asperities (which typically are the high points on the wafer) and, as a result, the contact area is only a fraction of the wafer area. In CMP, the mechanical properties of the wafer itself must be considered too. If the wafer has a slightly bowed structure, the pressure will be greater on the edges than it would on the center, which causes non-uniform polishing. In order to compensate for the wafer bow, pressure can be applied to the wafer's backside which, in turn, will equalize the centre-edge differences. The pads used in the CMP tool should be rigid in order to uniformly polish the wafer surface. However, these rigid pads must be kept in alignment with the wafer at all times. Therefore, real pads are often just stacks of soft and hard materials that conform to wafer topography to some extent. Generally, these pads are made from porous polymeric materials with a pore size between 30-50 μm, and because they are consumed in the process, they must be regularly reconditioned. In most cases the pads are very much proprietary, and are usually referred to by their trademark names rather than their chemical or other properties.
206:
the oxide layer has not been sufficiently thinned and/or the desired degree of planarity has not been achieved during this process, then (theoretically) the wafer can be repolished, but in a practical sense this is unattractive in production and is to be avoided if at all possible. If the oxide thickness is too thin or too non-uniform, then the wafer must be reworked, an even less attractive process and one that is likely to fail. Obviously, this method is time-consuming and costly since technicians have to be more attentive while performing this process.
68: 205:
chemicals. The oxide polishing process, which is the oldest and most used in today's industry, has one problem: a lack of end points requires blind polishing, making it hard to determine when the desired amount of material has been removed or the desired degree of planarization has been obtained. If
234:
and the growth is between 0.5 and 1.0 μm thick. Since the oxidizing species such as water or oxygen are unable to diffuse through the mask, the nitride prevents the oxidation. Next, the etching process is used to etch the wafer and leave a small amount of oxide in the active areas. In the end,
221:
applications, depth of focus budget by decreasing minimum line width. To planarize shallow trenches, a common method should be used such as the combination of resist etching-back (REB) and chemical mechanical polishing (CMP). This process comes in a sequence pattern as follows. First, the isolation
134:
introduction mechanism deposits the slurry on the pad, represented by the slurry supply in Figure 1. Both the plate and the carrier are then rotated and the carrier is kept oscillating; this can be better seen in the top view of Figure 2. A downward pressure/down force is applied to the carrier,
125:
Typical CMP tools, such as the ones seen on the right, consist of rotating an extremely flat plate which is covered by a pad. The wafer that is being polished is mounted upside-down in a carrier/spindle on a backing film. The retaining ring (Figure 1) keeps the wafer in the correct horizontal
196:
There are currently several limitations of CMP that appear during the polishing process requiring optimization of a new technology. In particular, an improvement in wafer metrology is required. In addition, it was discovered that the CMP process has several potential defects including stress
91:
pad and retaining ring, typically of a greater diameter than the wafer. The pad and wafer are pressed together by a dynamic polishing head and held in place by a plastic retaining ring. The dynamic polishing head is rotated with different axes of rotation (i.e., not
187:
for details). Adoption of this process has made CMP processing much more widespread. In addition to aluminum and copper, CMP processes have been developed for polishing tungsten, silicon dioxide, and (recently) carbon nanotubes.
166:
Before about 1990 CMP was viewed as too "dirty" to be included in high-precision fabrication processes, since abrasion tends to create particles and the abrasives themselves are not without impurities. Since that time, the
226:, is patterned on the top of this sacrificial oxide. A second layer is added to the wafer to create a planar surface. After that, the silicon is thermally oxidized, so the oxide grows in regions where there is no Si 217:(STI), a process used to fabricate semiconductor devices, is a technique used to enhance the isolation between devices and active areas. Moreover, STI has a higher degree of planarity making it essential in 183:
process, which relies on the unique abilities of CMP to remove material in a planar and uniform fashion and to stop repeatably at the interface between copper and oxide insulating layers (see
100:, making the wafer flat or planar. This may be necessary to set up the wafer for the formation of additional circuit elements. For example, CMP can bring the entire surface within the 272:
Mahadevaiyer Krishnan, Jakub W. Nalaskowsk, and Lee M. Cook, "Chemical Mechanical Planarization: Slurry Chemistry, Materials, and Mechanisms" Chem. Rev., 2010, vol. 110, pp 178–204.
323:
Awano, Y.: (2006), "Carbon Nanotube (CNT) Via Interconnect Technologies: Low temperature CVD growth and chemical mechanical planarization for vertically aligned CNTs".
384: 349: 222:
trench pattern is transferred to the silicon wafer. Oxide is deposited on the wafer in the shape of trenches. A photo mask, composed of
369: 368:"Chemical Mechanical Planarization", by Dr. Wang Zengfeng, Dr. Yin Ling, Ng Sum Huan, and Teo Phaik Luan obtained from: 43:) is a process of smoothing surfaces with the combination of chemical and mechanical forces. It can be thought of as a 150:
is a process of smoothing surfaces with the combination of chemical and mechanical forces. It can be thought of as a
248: 362:"CMP, chemical mechanical planarization, polishing equipment", by Crystec Technology Trading GmbH obtained from: 214: 108:
system, or selectively remove material based on its position. Typical depth-of-field requirements are down to
52: 130:
is held by vacuum by the carrier to prevent unwanted particles from building up on the wafer surface. A
184: 127: 56: 168: 345: 306: 370:
http://maltiel-consulting.com/CMP-Chemical-mechanical_planarization_maltiel_semiconductor.pdf
17: 298: 273: 218: 105: 223: 101: 93: 378: 126:
position. During the process of loading and unloading the wafer onto the tool, the
290: 302: 97: 310: 253: 88: 198: 172: 155: 109: 76: 48: 151: 67: 44: 84: 363: 277: 202: 176: 131: 80: 291:"Chemical-Mechanical Planarization of Semiconductor Materials" 201:, delaminating at weak interfaces, and corrosive attacks from 96:). This removes material and tends to even out any irregular 352:, Chapter 8 "Chemical mechanical polishing" pp. 313–432 59:
as part of the integrated circuit manufacturing process.
27:
Polishing technique used during semiconductor fabrication
179:conductors. This required the development of an 340:Silicon processing for the VLSI Era — Vol. IV 239:overburden with an oxide on the active area. 112:levels for the latest 22 nm technology. 8: 66: 265: 7: 295:Springer Series in Materials Science 364:http://www.crystec.com/alpovere.htm 162:Usage in semiconductor fabrication 25: 342:Deep-submicron Process Technology 41:chemical mechanical planarization 385:Semiconductor device fabrication 289:Oliver, Michael R., ed. (2004). 1: 235:CMP is used to polish the SiO 154:of chemical etching and free 144:Chemical mechanical polishing 51:polishing. It is used in the 47:of chemical etching and free 33:Chemical mechanical polishing 18:Chemical mechanical polishing 71:Functional principle of CMP 401: 249:Etching (microfabrication) 303:10.1007/978-3-662-06234-0 215:Shallow trench isolation 171:industry has moved from 87:) in conjunction with a 79:and corrosive chemical 72: 53:semiconductor industry 70: 185:Copper interconnects 75:The process uses an 57:semiconductor wafers 181:additive patterning 169:integrated circuit 116:Working principles 73: 350:978-0-9616721-7-1 278:10.1021/cr900170z 219:photolithographic 16:(Redirected from 392: 344:— S Wolf, 2002, 328: 321: 315: 314: 286: 280: 270: 106:photolithography 21: 400: 399: 395: 394: 393: 391: 390: 389: 375: 374: 359: 337: 332: 331: 325:Proc. 2006 ICPT 322: 318: 288: 287: 283: 271: 267: 262: 245: 238: 233: 229: 224:silicon nitride 212: 194: 164: 141: 139:Chemical action 123: 121:Physical action 118: 65: 39:) (also called 28: 23: 22: 15: 12: 11: 5: 398: 396: 388: 387: 377: 376: 373: 372: 366: 358: 357:External links 355: 354: 353: 336: 333: 330: 329: 316: 281: 264: 263: 261: 258: 257: 256: 251: 244: 241: 236: 231: 227: 211: 208: 193: 190: 163: 160: 140: 137: 122: 119: 117: 114: 102:depth of field 64: 61: 26: 24: 14: 13: 10: 9: 6: 4: 3: 2: 397: 386: 383: 382: 380: 371: 367: 365: 361: 360: 356: 351: 347: 343: 339: 338: 334: 326: 320: 317: 312: 308: 304: 300: 296: 292: 285: 282: 279: 275: 269: 266: 259: 255: 252: 250: 247: 246: 242: 240: 225: 220: 216: 209: 207: 204: 200: 191: 189: 186: 182: 178: 174: 170: 161: 159: 157: 153: 149: 148:planarization 145: 138: 136: 133: 129: 120: 115: 113: 111: 107: 103: 99: 95: 90: 86: 82: 78: 69: 62: 60: 58: 54: 50: 46: 42: 38: 34: 30: 19: 341: 324: 319: 294: 284: 268: 213: 195: 180: 165: 147: 143: 142: 124: 83:(commonly a 74: 40: 36: 32: 31: 29: 210:Application 192:Limitations 158:polishing. 63:Description 260:References 98:topography 94:concentric 55:to polish 311:0933-033X 254:RCA clean 89:polishing 379:Category 243:See also 199:cracking 173:aluminum 156:abrasive 110:Angstrom 77:abrasive 49:abrasive 85:colloid 348:  309:  203:slurry 177:copper 152:hybrid 132:slurry 81:slurry 45:hybrid 335:Books 128:wafer 104:of a 346:ISBN 327:, 10 307:ISSN 299:doi 274:doi 175:to 146:or 37:CMP 381:: 305:. 297:. 293:. 313:. 301:: 276:: 237:2 232:4 230:N 228:3 35:( 20:)

Index

Chemical mechanical polishing
hybrid
abrasive
semiconductor industry
semiconductor wafers

abrasive
slurry
colloid
polishing
concentric
topography
depth of field
photolithography
Angstrom
wafer
slurry
hybrid
abrasive
integrated circuit
aluminum
copper
Copper interconnects
cracking
slurry
Shallow trench isolation
photolithographic
silicon nitride
Etching (microfabrication)
RCA clean

Text is available under the Creative Commons Attribution-ShareAlike License. Additional terms may apply.