66:
Platform
Designer (previously QSys, previously SOPC Builder), a tool that eliminates manual system integration tasks by automatically generating interconnect logic and creating a testbench to verify functionality.
111:
The Lite
Edition is the free version of Quartus Prime. This edition provides compilation and programming for a limited number of Intel FPGA devices. The low-cost Cyclone family of
83:/Simulink tool and Quartus Prime software, so FPGA designers have the algorithm development, simulation, and verification capabilities of MATLAB/Simulink system-level design tools
744:
46:
diagrams, simulate a design's reaction to different stimuli, and configure the target device with the programmer. Quartus Prime includes an implementation of
198:
749:
221:
90:
399:
369:
243:
116:
69:
SoCEDS, a set of development tools, utility programs, run-time software, and application examples to help you develop software for
191:
384:
754:
166:
429:
310:
231:
112:
39:
424:
184:
86:
External memory interface toolkit, which identifies calibration issues and measures the margins for each DQS signal.
248:
207:
119:, meaning small developers and educational institutions have no overheads from the cost of development software.
76:
23:
666:
404:
290:
273:
258:
253:
643:
43:
584:
470:
594:
485:
475:
300:
658:
605:
490:
389:
295:
171:
703:
285:
263:
579:
495:
42:
designs, which enables the developer to compile their designs, perform timing analysis, examine
510:
357:
379:
226:
70:
54:
for hardware description, visual editing of logic circuits, and vector waveform simulation.
613:
127:
The
Standard Edition supports an extensive number of FPGA devices but requires a license.
715:
738:
686:
671:
543:
465:
352:
149:
628:
618:
268:
414:
328:
236:
633:
564:
533:
345:
144:
698:
693:
676:
638:
445:
323:
681:
574:
505:
450:
409:
374:
340:
154:
648:
538:
500:
364:
318:
51:
710:
569:
394:
278:
176:
80:
480:
460:
419:
27:
115:
is fully supported by this edition, as well as the MAX family of
623:
335:
94:
47:
180:
455:
30:; prior to Intel's acquisition of Altera the tool was called
79:
Builder, a tool that creates a seamless bridge between the
135:
The Pro
Edition supports only the latest FPGA devices.
172:
657:
604:
593:
552:
526:
519:
438:
309:
214:
38:. Quartus Prime enables analysis and synthesis of
16:Programmable logic device design software by Intel
192:
8:
601:
523:
199:
185:
177:
62:Quartus Prime software features include:
745:Electronic design automation software
7:
14:
750:Proprietary software that uses Qt
97:in-circuit device programmers.
1:
167:Intel Quartus Prime Software
26:design software produced by
771:
24:programmable logic device
291:Circuit underutilization
274:Reconfigurable computing
73:FPGA embedded systems.
36:Altera Quartus II
755:Software that uses Qt
301:Hardware acceleration
491:Microchip Technology
296:High-level synthesis
32:Altera Quartus Prime
560:Intel Quartus Prime
286:Soft microprocessor
20:Intel Quartus Prime
208:Programmable logic
732:
731:
728:
727:
724:
723:
511:Texas Instruments
762:
602:
524:
201:
194:
187:
178:
123:Standard Edition
770:
769:
765:
764:
763:
761:
760:
759:
735:
734:
733:
720:
653:
596:
589:
548:
515:
434:
305:
210:
205:
163:
141:
133:
125:
109:
104:
60:
17:
12:
11:
5:
768:
766:
758:
757:
752:
747:
737:
736:
730:
729:
726:
725:
722:
721:
719:
718:
713:
708:
707:
706:
701:
691:
690:
689:
679:
674:
669:
663:
661:
655:
654:
652:
651:
646:
641:
636:
631:
626:
621:
616:
610:
608:
599:
591:
590:
588:
587:
582:
577:
572:
567:
562:
556:
554:
550:
549:
547:
546:
541:
536:
530:
528:
521:
517:
516:
514:
513:
508:
503:
498:
493:
488:
483:
478:
473:
468:
463:
458:
453:
448:
442:
440:
436:
435:
433:
432:
427:
422:
417:
412:
407:
402:
397:
392:
387:
382:
377:
372:
367:
362:
361:
360:
350:
349:
348:
343:
333:
332:
331:
326:
315:
313:
307:
306:
304:
303:
298:
293:
288:
283:
282:
281:
271:
266:
261:
256:
251:
246:
241:
240:
239:
229:
224:
218:
216:
212:
211:
206:
204:
203:
196:
189:
181:
175:
174:
169:
162:
161:External links
159:
158:
157:
152:
147:
140:
137:
132:
129:
124:
121:
108:
105:
103:
100:
99:
98:
89:Generation of
87:
84:
74:
67:
59:
56:
15:
13:
10:
9:
6:
4:
3:
2:
767:
756:
753:
751:
748:
746:
743:
742:
740:
717:
714:
712:
709:
705:
702:
700:
697:
696:
695:
692:
688:
685:
684:
683:
680:
678:
675:
673:
672:LatticeMico32
670:
668:
665:
664:
662:
660:
656:
650:
647:
645:
642:
640:
637:
635:
632:
630:
627:
625:
622:
620:
617:
615:
612:
611:
609:
607:
603:
600:
598:
592:
586:
583:
581:
578:
576:
573:
571:
568:
566:
563:
561:
558:
557:
555:
551:
545:
542:
540:
537:
535:
532:
531:
529:
525:
522:
518:
512:
509:
507:
504:
502:
499:
497:
494:
492:
489:
487:
484:
482:
479:
477:
474:
472:
469:
467:
464:
462:
459:
457:
454:
452:
449:
447:
444:
443:
441:
437:
431:
428:
426:
423:
421:
418:
416:
413:
411:
408:
406:
403:
401:
398:
396:
393:
391:
388:
386:
383:
381:
378:
376:
373:
371:
368:
366:
363:
359:
356:
355:
354:
353:SystemVerilog
351:
347:
344:
342:
339:
338:
337:
334:
330:
327:
325:
322:
321:
320:
317:
316:
314:
312:
308:
302:
299:
297:
294:
292:
289:
287:
284:
280:
277:
276:
275:
272:
270:
267:
265:
262:
260:
257:
255:
252:
250:
247:
245:
242:
238:
235:
234:
233:
230:
228:
225:
223:
220:
219:
217:
213:
209:
202:
197:
195:
190:
188:
183:
182:
179:
173:
170:
168:
165:
164:
160:
156:
153:
151:
150:Xilinx Vivado
148:
146:
143:
142:
138:
136:
130:
128:
122:
120:
118:
114:
106:
101:
96:
92:
88:
85:
82:
78:
75:
72:
68:
65:
64:
63:
57:
55:
53:
49:
45:
41:
37:
33:
29:
25:
21:
629:LatticeMico8
619:ARM Cortex-M
595:Intellectual
559:
134:
126:
110:
107:Lite Edition
61:
35:
31:
19:
18:
659:Open-source
606:Proprietary
415:Flow to HDL
237:Logic block
131:Pro Edition
739:Categories
634:MicroBlaze
585:Simulators
565:Xilinx ISE
145:Xilinx ISE
93:files for
34:, earlier
704:Microwatt
699:Libre-SOC
694:Power ISA
677:OpenCores
639:PicoBlaze
446:Accellera
439:Companies
311:Languages
91:JAM/STAPL
682:OpenRISC
597:property
575:ModelSim
553:Software
527:Hardware
520:Products
506:Synopsys
476:Infineon
451:Achronix
410:C to HDL
375:Handel-C
215:Concepts
155:ModelSim
139:See also
102:Editions
58:Features
649:Nios II
539:Stratix
501:Siemens
486:Lattice
471:Cadence
365:SystemC
319:Verilog
52:Verilog
711:RISC-V
570:Vivado
544:Virtex
430:Chisel
395:PALASM
279:Xputer
81:MATLAB
481:Intel
461:Aldec
420:MyHDL
346:VITAL
117:CPLDs
113:FPGAs
28:Intel
687:1200
644:Nios
624:LEON
425:ELLA
405:CUPL
400:ABEL
380:Lola
370:AHDL
336:VHDL
269:PSoC
249:EPLD
244:CPLD
232:FPGA
222:ASIC
95:JTAG
50:and
48:VHDL
716:Zet
667:JOP
614:ARC
580:VTR
534:iCE
496:NXP
466:Arm
456:AMD
390:UPF
385:PSL
358:DPI
341:AMS
329:AMS
264:GAL
259:PAL
254:PLA
227:SoC
77:DSP
71:SoC
44:RTL
40:HDL
22:is
741::
324:A
200:e
193:t
186:v
Text is available under the Creative Commons Attribution-ShareAlike License. Additional terms may apply.