77:
22:
177:
When set to 1, requires that Memory
Coherence must be enforced regardless of the values of the other qualifiers. Specifically, the cache hierarchies must snoop the transaction even if the I bit is set. If the M bit is not set during the presentation of the transaction to a snooper, the snooper must
168:
When set to 1, indicates a Cache-Inhibited Access. When set to 0 indicates access to address that is cacheable. External caches such as look-aside and directory protocols use this bit to determine their actions. The value of the I bit must be same for all accesses by processors to a given address
186:
All Cache-Inhibited and
Guarded Writes (G = 1) issued by a given processor must be performed in the system in the order of their issuance by that processor regardless of the coherency qualifier, and regardless of the addresses carried by the transactions.
169:
carried by the Ax() field.1 However, an I/O or peripheral may access with I bit set to 1 an address that is being accessed by processors with I bit set to 0. Such aliasing of the I bit is not considered an error. The combination W=I=1 is not supported.
288:
281:
40:
152:. Each letter of WIMG represents a one bit access attribute, specifically: Write-Through Access (W), Cache-Inhibited Access (I), Memory Coherence (M), and Guarded (G).
274:
106:
834:
207:
255:
196:
261:
237:
128:
58:
839:
89:
160:
When set to 1, indicates a Write-Through Access. When set to 0 indicates access to address that is non-Write
Through.
99:
93:
85:
677:
310:
218:
202:
110:
650:
559:
266:
392:
213:
445:
336:
297:
178:
ignore the transaction. However, the originator of a transaction may not ignore it even if M = 0.
440:
326:
487:
482:
477:
472:
467:
752:
736:
731:
726:
709:
704:
455:
382:
377:
372:
367:
362:
768:
719:
573:
568:
549:
544:
532:
497:
492:
435:
430:
425:
420:
415:
410:
405:
400:
828:
696:
640:
625:
349:
344:
804:
714:
620:
611:
601:
592:
355:
606:
597:
535:
799:
630:
616:
149:
789:
249:
583:
520:
515:
145:
794:
635:
507:
224:
809:
658:
270:
458:
144:
is an acronym that describes that memory/cache attributes for
70:
15:
36:
298:
Motorola-Freescale-NXP processors and microcontrollers
782:
761:
745:
686:
649:
582:
558:
531:
506:
454:
391:
335:
319:
31:
may be too technical for most readers to understand
98:but its sources remain unclear because it lacks
282:
8:
672:
305:
289:
275:
267:
129:Learn how and when to remove this message
59:Learn how and when to remove this message
43:, without removing the technical details.
835:Computer-related introductions in 1991
208:Power Architecture Platform Reference
41:make it understandable to non-experts
7:
262:PowerPC Architecture History Diagram
238:PowerPC Architecture History Diagram
252:- an overview of PowerPC processors
197:Common Hardware Reference Platform
14:
75:
20:
1:
258:review by Michal Necasek 2005
856:
256:OS/2 Warp, PowerPC Edition
227:real-time operating system
219:PowerPC Reference Platform
203:List of PowerPC processors
164:Cache-Inhibited Access (I)
675:
671:
308:
304:
156:Write-Through Access (W)
84:This article includes a
840:PowerPC microprocessors
560:Memory management units
320:Industrial control unit
113:more precise citations.
214:PowerOpen Environment
173:Memory Coherence (M)
182:Guarded Writes (G)
86:list of references
822:
821:
818:
817:
667:
666:
139:
138:
131:
69:
68:
61:
847:
679:Microcontrollers
673:
306:
291:
284:
277:
268:
134:
127:
123:
120:
114:
109:this article by
100:inline citations
79:
78:
71:
64:
57:
53:
50:
44:
24:
23:
16:
855:
854:
850:
849:
848:
846:
845:
844:
825:
824:
823:
814:
778:
757:
741:
682:
663:
645:
578:
554:
527:
502:
456:Embedded system
450:
387:
331:
315:
300:
295:
246:
234:
193:
184:
175:
166:
158:
135:
124:
118:
115:
104:
90:related reading
80:
76:
65:
54:
48:
45:
37:help improve it
34:
25:
21:
12:
11:
5:
853:
851:
843:
842:
837:
827:
826:
820:
819:
816:
815:
813:
812:
807:
802:
797:
792:
786:
784:
780:
779:
777:
776:
775:
774:
765:
763:
759:
758:
756:
755:
749:
747:
743:
742:
740:
739:
734:
729:
724:
723:
722:
717:
707:
702:
699:
694:
690:
688:
684:
683:
676:
669:
668:
665:
664:
662:
661:
655:
653:
647:
646:
644:
643:
638:
633:
628:
623:
614:
609:
604:
595:
589:
587:
580:
579:
577:
576:
571:
565:
563:
556:
555:
553:
552:
547:
541:
539:
533:Floating-point
529:
528:
526:
525:
524:
523:
512:
510:
504:
503:
501:
500:
495:
490:
485:
480:
475:
470:
464:
462:
452:
451:
449:
448:
443:
438:
433:
428:
423:
418:
413:
408:
403:
397:
395:
389:
388:
386:
385:
380:
375:
370:
365:
360:
359:
358:
347:
341:
339:
333:
332:
330:
329:
323:
321:
317:
316:
309:
302:
301:
296:
294:
293:
286:
279:
271:
265:
264:
259:
253:
245:
244:External links
242:
241:
240:
233:
230:
229:
228:
222:
216:
211:
205:
200:
192:
189:
183:
180:
174:
171:
165:
162:
157:
154:
137:
136:
94:external links
83:
81:
74:
67:
66:
28:
26:
19:
13:
10:
9:
6:
4:
3:
2:
852:
841:
838:
836:
833:
832:
830:
811:
808:
806:
803:
801:
798:
796:
793:
791:
788:
787:
785:
781:
773:DSPcontroller
772:
771:
770:
767:
766:
764:
760:
754:
751:
750:
748:
744:
738:
735:
733:
730:
728:
725:
721:
718:
716:
713:
712:
711:
708:
706:
703:
700:
698:
695:
692:
691:
689:
685:
681:
680:
674:
670:
660:
657:
656:
654:
652:
648:
642:
639:
637:
634:
632:
629:
627:
624:
622:
618:
615:
613:
610:
608:
605:
603:
599:
596:
594:
591:
590:
588:
585:
581:
575:
572:
570:
567:
566:
564:
561:
557:
551:
548:
546:
543:
542:
540:
537:
534:
530:
522:
519:
518:
517:
514:
513:
511:
509:
505:
499:
496:
494:
491:
489:
486:
484:
481:
479:
476:
474:
471:
469:
466:
465:
463:
460:
457:
453:
447:
444:
442:
439:
437:
434:
432:
429:
427:
424:
422:
419:
417:
414:
412:
409:
407:
404:
402:
399:
398:
396:
394:
390:
384:
381:
379:
376:
374:
371:
369:
366:
364:
361:
357:
353:
352:
351:
348:
346:
343:
342:
340:
338:
334:
328:
325:
324:
322:
318:
314:
313:
307:
303:
299:
292:
287:
285:
280:
278:
273:
272:
269:
263:
260:
257:
254:
251:
248:
247:
243:
239:
236:
235:
231:
226:
223:
220:
217:
215:
212:
209:
206:
204:
201:
198:
195:
194:
190:
188:
181:
179:
172:
170:
163:
161:
155:
153:
151:
147:
143:
133:
130:
122:
119:November 2022
112:
108:
102:
101:
95:
91:
87:
82:
73:
72:
63:
60:
52:
49:November 2022
42:
38:
32:
29:This article
27:
18:
17:
805:PowerPC 5000
678:
536:coprocessors
393:68000 family
356:Hitachi 6309
311:
250:PPC Overview
185:
176:
167:
159:
141:
140:
125:
116:
105:Please help
97:
55:
46:
30:
337:6800 family
111:introducing
829:Categories
800:PowerQUICC
631:PowerQUICC
446:DragonBall
354:see also:
312:Processors
232:References
746:16/32-bit
693:6801/6803
641:PPC e6500
626:PPC e5500
461:-variants
150:Power ISA
769:DSP568xx
617:PPC 74xx
612:PPC e500
593:PPC e200
441:ColdFire
191:See also
607:PPC 7xx
598:PPC 6xx
584:PowerPC
521:MC88110
516:MC88100
498:68LC060
493:68EC060
488:68LC040
483:68EC040
478:68EC030
473:68EC020
468:68EC000
146:PowerPC
107:improve
35:Please
795:MPC5xx
790:M·CORE
783:32-bit
762:24-bit
737:68HC16
732:68HC12
727:68HC11
710:68HC08
705:68HC05
586:family
538:(FPUs)
383:68HC16
378:68HC12
373:68HC11
368:68HC08
363:68HC05
221:(PReP)
210:(PAPR)
199:(CHRP)
753:683xx
687:8-bit
636:QorIQ
574:68851
569:68451
562:(MMU)
550:68882
545:68881
508:88000
436:68060
431:68040
426:68030
421:68020
416:68012
411:68010
406:68008
401:68000
327:14500
225:RTEMS
92:, or
810:i.MX
720:RS08
701:6804
697:6802
659:i.MX
621:e600
602:e300
350:6809
345:6800
142:WIMG
715:S08
651:ARM
459:68k
39:to
831::
96:,
88:,
619:/
600:/
290:e
283:t
276:v
148:/
132:)
126:(
121:)
117:(
103:.
62:)
56:(
51:)
47:(
33:.
Text is available under the Creative Commons Attribution-ShareAlike License. Additional terms may apply.