Knowledge (XXG)

MIL-STD-1750A

Source 📝

346: 137: 197: 591:
The MIL-STD-1750B was to be a successor architecture to the MIL-STD-1750A, with added and expanded features, some of which were optional. By the mid-1980s there was a published draft of the 1750B available, and some vendors began implementations for it. However, no finalized specification was ever
204:
Because MIL-STD-1750A does not define implementation details, 1750A products are available from a wide variety of companies in the form of component, board, and system-level offerings implemented in myriad technologies, often the most advanced and exotic of their respective periods (e.g.
390:
In addition, DDC-I provides its SCORE Integrated Development Environment (IDE) with both Ada95 and C compilers, and TADS (Tartan Ada Development System) Ada83 development environment, both targeting processors based on MIL-STD-1750A.
151:
Most instructions are 16 bits, although some have a 16-bit extension. The standard computer has 16 general purpose 16-bit registers (0 through 15). Registers 1 through 15 can be used as
475:
Fully space-rated implementations make the 1750A one of the few types of computers that are applicable for use in deep space applications. Example spacecraft that use the 1750A are:
220:
1750A systems often offer high levels of protection from radiation and other hazardous environments, making them particularly suited for military, aviation and space applications.
631: 148:
that allows 2 16-bit words of memory using 512 page mapping registers (in the I/O space), defining separate instruction and data spaces, and keyed memory access control.
909: 752: 509:
and comprising the Central Electronics Sub-Assembly and Antenna Sub-Assembly used a total of 42 GEC-Plessey MA31750A processors in a dual-redundant configuration
914: 272:
HX1750, fabricated on Honeywell's Silicon on Insulator CMOS (SOI-IV) process giving radiation hardness. The HX1750 includes an FPU and peripherals on chip.
739: 874: 323: 345: 188:. I/O is generally via the I/O instructions (XIO and VIO), which have a separate 2 16-bit word address space and may have a specialized bus. 403:
defined the standard in order to have a common computing architecture and thereby reduce the costs of software and computer systems for all
868: 407:
needs. This includes embedded tasks such as aircraft and missile control systems as well as more mundane general military computing needs.
362: 708: 410:
The advantages of this concept are recognized outside of the USAF, and the 1750A has been adopted by other organizations such as the
639: 919: 894: 259:
RH1750, a radiation-hardened version for aerospace and space flight applications. GEC-Plessey, under its previous iteration as
114: 162: 136: 295: 573: 263:
Electronic Devices, also initially developed the MAS281 and MA31750A series of processors, later made available through
904: 899: 419: 301: 370: 286: 276: 260: 592:
issued for the 1750B, as military and industry attention shifted to 32-bit architectural alternatives such as the
387:
contain support for MIL-STD-1750A; it was declared obsolete in version 3.1, and removed in subsequent versions.
377: 317: 237: 81: 438: 561: 384: 316:(MMU), the P1754 Processor Interface Chip (PIC) and the P1757ME Multi-Chip Module. This line was passed to 479: 327: 313: 227: 159: 145: 125: 292:
McDonnell-Douglas MD-281. A radiation hardened SoS three-die implementation on a 64-pin multichip module.
681: 411: 210: 38: 848: 785: 555: 358: 144:
The 1750A supports 2 16-bit words of memory for the core standard. The standard defines an optional
826: 764: 513: 506: 435: 280: 264: 247: 243: 214: 121: 349:
Software vendor from the 1980s offering cross-compilers from three language languages to the 1750A
669: 613: 404: 74: 879: 733: 490: 305: 184:
The computer has instructions for 16- and 32-bit binary arithmetic, as well as 32- and 48-bit
128:. Importantly, the standard does not define the implementation details of a 1750A processor. 715: 661: 486: 482: 250: 231: 694: 546: 496: 110: 56: 173:), but only register 15 is used as the stack pointer for the PSHM and POPM instructions ( 113:
architecture (ISA), including both required and optional components, as described by the
196: 117:
document MIL-STD-1750A (1980). Since August 1996, it has been inactive for new designs.
400: 185: 152: 91: 888: 660:"Onboard processor validation for space applications - IEEE Conference Publication". 525: 120:
In addition to the core ISA, the definition defines optional instructions, such as a
673: 519: 632:"An Implementation of MIL-STD-1750 Airborne Computer Instruction Set Architecture" 837: 665: 256: 831: 843: 593: 330: 753:
ftp://ftp.elet.polimi.it/users/Marco.Lovera/ESAGNC08/S08/07_Veeraraghavan.pdf
333: 309: 269: 807:"Software Considerations for Interfacing Avionics Computers and Mux Buses" 312:. The family includes the P1750A CPU, the P1750AE Enhanced CPU, the P1753 279:(JHU/APL) MIL-STD-1750AAV space flight qualified processor. A multi-board 579: 429: 366: 806: 853: 502: 140:
Bound copy, from the 1980s, of the MIL-STD-1750A specification document
858: 449: 354: 234:
designed to give existing applications a late life performance boost.
442: 344: 195: 135: 536:
ISRO Space Recovery Experiment-1 Guidance and Navigation Computer
253:
implementation on a 64-pin multichip module with an optional MMU.
568: 539:
Midcourse Space Experiment (MSX) spacecraft developed at JHU/APL
463: 456: 415: 308:
instruction set, but was adapted to run MIL-STD-1750A using new
206: 380:
compilers, for example Cleanscape XTC-1750A. Older versions of
381: 859:
IDE, Ada95, EC++ and ANSI C compilers for the 1750A processor
353:
Processors based on MIL-STD-1750A are often programmed in
155:. Registers 12 through 15 can be used as base registers. 869:
FlightLinux Project Target Architecture Technical Report
459:
Digital Flight Control System and Fire Control Computer
425:
Examples of military aircraft using the 1750A include:
863: 813:
Vol. 95, Section 7: Aerospace (1986), pp. 63–68.
283:
implementation specifically designed for space flight.
614:"mas31750 DataSheet - PDF - www.BestDatasheets.com" 223:Examples of MIL-STD-1750A implementations include: 90: 80: 73: 65: 55: 47: 37: 29: 21: 304:P1750A. The PACE normally runs a version of the 109:is the formal definition of a 16-bit computer 8: 576:commercial communication satellite platforms 16: 880:Pyramid Semiconductor P1750A-SOS Processor 840:(HTML), with updated Notice 1, 21 May 1982 441:(used in various roles including the USAF 834:(PDF), with updated Notice 1, 21 May 1982 158:Any of the 16 registers can be used as a 530:ISRO GSAT/INSAT/IRS series of spacecraft 324:Royal Aircraft Establishment Farnborough 910:Military of the United States standards 605: 320:and then Pyramid Semiconductor in 2003. 854:Ada83 compiler for the 1750A processor 738:: CS1 maint: archived copy as title ( 731: 690: 679: 505:- Envisat's ASAR instrument, built by 230:CPU1750A-FB, a high performance 1750A 15: 875:Dynex Semiconductor MA31750 Processor 7: 849:Specification and vendor information 363:United States Department of Defense 915:Radiation-hardened microprocessors 165:for the SJS and URS instructions ( 14: 422:, and many projects in academia. 289:Electronic Devices MIL-STD-1750A. 200:Performance Semiconductor P1750AE 326:MIL-STD-1750A implementation in 871:References to use in spacecraft 1: 296:Fairchild Semiconductor F9450 574:Orbital Sciences Corporation 466:RFCS Flight Control Computer 844:Software Vendor Information 666:10.1109/ICACCI.2015.7275677 420:Israeli Aircraft Industries 302:National Semiconductor PACE 936: 569:GOES-13, GOES-O and GOES-P 560:Naval Research Laboratory 277:Applied Physics Laboratory 838:DOD MIL-STD-1750 standard 832:DOD MIL-STD-1750 standard 827:DOD MIL-STD-1750 standard 533:ISRO Mars Orbiter Mission 452:Apache Longbow Helicopter 318:Performance Semiconductor 275:Johns Hopkins University 171:unstack return subroutine 96:Optional in specification 864:Ada and ANSI C compilers 439:AP-102 Avionics Computer 238:Delco Systems Operations 920:16-bit microprocessors 895:Instruction processing 689:Cite journal requires 365:which is derived from 350: 314:Memory Management Unit 240:Magic V 1750 Processor 201: 146:memory management unit 141: 412:European Space Agency 348: 199: 167:stack jump subroutine 139: 556:Mars Global Surveyor 359:programming language 228:CPU Technology, Inc. 43:CMOS, GaAs, ECL, SoS 507:Matra Marconi Space 436:IBM Federal Systems 281:silicon on sapphire 265:Dynex Semiconductor 244:Dynex Semiconductor 61:16-bit instructions 18: 905:Avionics computers 900:Military computers 805:S. Lloyd Plehaty, 618:bestdatasheets.com 405:military computing 373:was heavily used. 351: 248:radiation hardened 202: 142: 582:Guidance Computer 445:avionics upgrade) 306:Data General Nova 115:military standard 100: 99: 927: 814: 811:SAE Transactions 803: 797: 796: 790: 782: 776: 775: 769: 761: 755: 750: 744: 743: 737: 729: 727: 726: 720: 714:. Archived from 713: 705: 699: 698: 692: 687: 685: 677: 657: 651: 650: 648: 647: 638:. Archived from 628: 622: 621: 610: 19: 935: 934: 930: 929: 928: 926: 925: 924: 885: 884: 823: 818: 817: 804: 800: 788: 784: 783: 779: 767: 763: 762: 758: 751: 747: 730: 724: 722: 718: 711: 709:"Archived copy" 707: 706: 702: 688: 678: 659: 658: 654: 645: 643: 630: 629: 625: 612: 611: 607: 602: 589: 542:MSTI-1, 2 and 3 473: 397: 376:There are also 361:defined by the 357:, a high-level 343: 194: 192:Implementations 153:index registers 134: 111:instruction set 82:General-purpose 12: 11: 5: 933: 931: 923: 922: 917: 912: 907: 902: 897: 887: 886: 883: 882: 877: 872: 866: 861: 856: 851: 846: 841: 835: 829: 822: 821:External links 819: 816: 815: 798: 777: 756: 745: 700: 691:|journal= 652: 623: 604: 603: 601: 598: 588: 585: 584: 583: 577: 571: 565: 558: 552: 551:NASA Landsat 7 549: 543: 540: 537: 534: 531: 528: 522: 516: 510: 499: 493: 472: 469: 468: 467: 460: 453: 446: 433: 401:U.S. Air Force 396: 393: 342: 339: 338: 337: 321: 299: 293: 290: 284: 273: 267: 254: 241: 235: 193: 190: 186:floating point 133: 130: 98: 97: 94: 92:Floating point 88: 87: 84: 78: 77: 71: 70: 67: 63: 62: 59: 53: 52: 49: 45: 44: 41: 35: 34: 31: 27: 26: 23: 13: 10: 9: 6: 4: 3: 2: 932: 921: 918: 916: 913: 911: 908: 906: 903: 901: 898: 896: 893: 892: 890: 881: 878: 876: 873: 870: 867: 865: 862: 860: 857: 855: 852: 850: 847: 845: 842: 839: 836: 833: 830: 828: 825: 824: 820: 812: 808: 802: 799: 794: 787: 786:"Orbital ATK" 781: 778: 773: 766: 765:"Orbital ATK" 760: 757: 754: 749: 746: 741: 735: 721:on 2014-09-01 717: 710: 704: 701: 696: 683: 675: 671: 667: 663: 656: 653: 642:on 2011-08-23 641: 637: 633: 627: 624: 619: 615: 609: 606: 599: 597: 595: 586: 581: 578: 575: 572: 570: 566: 564:Lunar Orbiter 563: 559: 557: 553: 550: 548: 544: 541: 538: 535: 532: 529: 527: 526:Venus Express 523: 521: 517: 515: 511: 508: 504: 500: 498: 494: 492: 488: 484: 481: 478: 477: 476: 470: 465: 461: 458: 454: 451: 447: 444: 440: 437: 434: 431: 428: 427: 426: 423: 421: 417: 413: 408: 406: 402: 394: 392: 388: 386: 383: 379: 374: 372: 368: 364: 360: 356: 347: 340: 335: 332: 329: 325: 322: 319: 315: 311: 307: 303: 300: 297: 294: 291: 288: 285: 282: 278: 274: 271: 268: 266: 262: 258: 255: 252: 249: 245: 242: 239: 236: 233: 229: 226: 225: 224: 221: 218: 216: 212: 208: 198: 191: 189: 187: 182: 180: 176: 175:push multiple 172: 168: 164: 161: 156: 154: 149: 147: 138: 131: 129: 127: 123: 118: 116: 112: 108: 104: 103:MIL-STD-1750A 95: 93: 89: 85: 83: 79: 76: 72: 68: 64: 60: 58: 54: 50: 46: 42: 40: 36: 32: 28: 24: 20: 810: 801: 792: 780: 771: 759: 748: 723:. Retrieved 716:the original 703: 682:cite journal 655: 644:. Retrieved 640:the original 635: 626: 617: 608: 590: 580:USAF Titan-4 520:Mars Express 474: 471:Use in space 424: 409: 398: 389: 375: 352: 222: 219: 203: 183: 179:pop multiple 178: 174: 170: 166: 157: 150: 143: 119: 106: 102: 101: 793:orbital.com 772:orbital.com 395:Deployments 341:Programming 336:technology. 257:GEC-Plessey 86:16 × 16-bit 889:Categories 725:2014-09-23 646:2010-06-10 600:References 594:MIPS R3000 562:Clementine 246:MAS281. A 66:Extensions 30:Introduced 369:. Later, 334:bit-slice 310:microcode 270:Honeywell 132:Internals 75:Registers 734:cite web 674:16385798 636:dtic.mil 448:US Army 430:IAI Lavi 367:ALGOL 58 69:FPU, MMU 57:Encoding 547:Cassini 514:Rosetta 503:Envisat 497:Cluster 432:fighter 298:series. 287:Marconi 261:Marconi 163:pointer 672:  462:USN 450:AH-64D 355:JOVIAL 39:Design 25:16-bit 789:(PDF) 768:(PDF) 719:(PDF) 712:(PDF) 670:S2CID 587:1750B 567:NOAA 554:NASA 545:NASA 491:Terra 455:USAF 443:F-111 160:stack 107:1750A 17:1750A 740:link 695:help 524:ESA 518:ESA 512:ESA 501:ESA 495:ESA 489:and 487:Aura 483:Aqua 464:F-18 457:F-16 416:NASA 399:The 331:2901 207:GaAs 177:and 169:and 124:and 51:CISC 48:Type 33:1980 22:Bits 662:doi 480:EOS 385:GCC 382:GNU 371:Ada 328:AMD 251:SOC 232:SOC 217:). 215:SoS 211:ECL 181:). 126:MMU 122:FPU 105:or 891:: 809:, 791:. 770:. 736:}} 732:{{ 686:: 684:}} 680:{{ 668:. 634:. 616:. 596:. 485:, 418:, 414:, 213:, 209:, 795:. 774:. 742:) 728:. 697:) 693:( 676:. 664:: 649:. 620:. 378:C

Index

Design
Encoding
Registers
General-purpose
Floating point
instruction set
military standard
FPU
MMU

memory management unit
index registers
stack
pointer
floating point

GaAs
ECL
SoS
CPU Technology, Inc.
SOC
Delco Systems Operations
Dynex Semiconductor
radiation hardened
SOC
GEC-Plessey
Marconi
Dynex Semiconductor
Honeywell
Applied Physics Laboratory

Text is available under the Creative Commons Attribution-ShareAlike License. Additional terms may apply.