Knowledge (XXG)

Current-mode logic

Source đź“ť

91: 214:
Recently, CML has been used in ultra-low power applications. Studies show that while the leakage current in conventional static CMOS circuits is becoming a major challenge in lowering the energy dissipation, good control of CML current consumption makes them a very good candidate for extremely low
205:
circuits, as well as the very fast current switching taking place at the input differential pair transistors. One of the primary requirements of a current-mode logic circuit is that the current bias transistor must remain in the saturation region to maintain a constant current.
264: 57:
is steered between two alternate paths depending on whether a logic zero or logic one is being represented. Typically, the generator is connected to the two sources of a pair of differential
296:
Tajalli, Armin; Vittoz, Eric; Brauer, Elizabeth J.; Leblebici, Yusuf. "Ultra low power subthreshold MOS current mode logic circuits using a novel load device concept".
345: 215:
power use. Called subthreshold CML or subthreshold source coupled logic (STSCL), the current consumption of each gate can be reduced down to a few tens of picoamps.
271: 230: 465: 128:
of ECL has a low resistance of around 5 Ω whereas CML connects to the drains of the driving transistors, that have a high impedance, and so the
361: 324: 610: 224: 116:
on both differential lines. CML is frequently used in interfaces to fiber optic components. The principle difference between CML and
582: 552: 576: 392: 605: 458: 431: 391:
System Interface Level 5 (SxI-5): Common Electrical Characteristics for 2.488 – 3.125 Gbit/s Parallel Interfaces.
62: 540: 316: 570: 564: 500: 156: 145: 641: 451: 201:
The fast operation of CML circuits is mainly due to their lower output voltage swing compared to the static
58: 407: 99: 73: 558: 512: 186: 117: 84: 76: 66: 39: 179: 129: 110: 69:(ECL) operates similarly, with the output being taken from the collectors of the BJT transistors. 190: 168: 137: 375: 367: 357: 320: 141: 620: 349: 172: 133: 125: 121: 50: 546: 398:
TFI-5: TDM Fabric to Framer Interface Implementation Agreement. OIF, September 16, 2003
152: 54: 402: 635: 178:
In addition, CML has been widely used in high-speed integrated systems, such as for
151:
CML signals have also been found useful for connections between modules. CML is the
615: 474: 43: 35: 79:-level interconnect, it is intended to transmit data at speeds between 312.5  418:
For more details on design automation and low power design of CML circuits, see:
413: 535: 344:. Analog Circuits And Signal Processing (ACSP) (1 ed.). Cham, Switzerland: 182: 437: 495: 490: 353: 313:
Extreme low-power mixed signal IC design: subthreshold source-coupled circuits
233:, a differential signaling standard for high speed inter-module communications 371: 227:(LVDS) A differential standard used primarily for signals between modules. 164: 106: 408:
http://www.ee.iitm.ac.in/~nagendra/videolectures/doku.php?id=ee685:start
136:
network (typically 50 Ω resistive) is the effective output impedance.
518: 482: 340:
Reynders, Nele; Dehaene, Wim (2015). Written at Heverlee, Belgium.
90: 98:
The transmission is point-to-point, unidirectional, and is usually
379: 251: 89: 80: 443: 506: 202: 160: 447: 103: 342:
Ultra-Low-Voltage Design of Energy-Efficient Digital Circuits
432:
JESD204B - a JEDEC Standard for serial data interfacing
412:
Interfacing between LVPECL, VML, cml and LVDS Levels,
311:
Tajalli, Armin; Leblebici, Yusuf (27 September 2010).
419: 598: 528: 481: 403:
https://pdfserv.maximintegrated.com/en/an/AN291.pdf
265:"Understanding DVI-D, HDMI And DisplayPort Signals" 61:, with the two paths being their two drains. The 346:Springer International Publishing AG Switzerland 414:http://focus.ti.com/lit/an/slla120/slla120.pdf 459: 8: 401:Introduction to LVDS, PECL, and CML, Maxim, 34:), is a digital design style used both for 466: 452: 444: 589:Current mode logic / Source-coupled logic 231:Positive-referenced emitter-coupled logic 140:this drive impedance close to the driven 243: 250:Serial Interface for Data Converters, 167:video links, the interfaces between a 83:and 3.125 Gbit/s across standard 148:greatly reduces undesirable ringing. 7: 49:The basic principle of CML is that 225:Low-voltage differential signaling 14: 16:Differential digital logic family 553:Direct-coupled transistor logic 1: 254:standard JESD204, April 2006 120:as a link technology is the 42:-level digital signaling of 583:Transistor–transistor logic 102:at the destination with 50 658: 571:Integrated injection logic 438:JESD204B Overview (slides) 55:constant current generator 577:Resistor–transistor logic 565:Gunning transceiver logic 501:Depletion-load NMOS logic 354:10.1007/978-3-319-16136-5 124:of the driver stage: the 146:characteristic impedance 541:Diode–transistor logic 187:frequency synthesizers 95: 94:CML termination scheme 85:printed circuit boards 559:Emitter-coupled logic 513:Pass transistor logic 93: 67:emitter-coupled logic 28:source-coupled logic 440:- Texas Instruments 529:Other technologies 420:http://lsm.epfl.ch 277:on 2 November 2013 169:display controller 96: 20:Current mode logic 629: 628: 507:Complementary MOS 363:978-3-319-16135-8 326:978-1-4419-6477-9 191:telecommunication 142:transmission line 649: 621:Four-phase logic 503:(including HMOS) 468: 461: 454: 445: 434:- Analog Devices 384: 383: 337: 331: 330: 308: 302: 301: 293: 287: 286: 284: 282: 276: 270:. Archived from 269: 261: 255: 248: 126:emitter follower 122:output impedance 657: 656: 652: 651: 650: 648: 647: 646: 632: 631: 630: 625: 594: 524: 477: 472: 428: 395:, October 2002. 388: 387: 364: 339: 338: 334: 327: 310: 309: 305: 295: 294: 290: 280: 278: 274: 267: 263: 262: 258: 249: 245: 240: 221: 212: 210:Ultra low power 199: 114: 17: 12: 11: 5: 655: 653: 645: 644: 642:Logic families 634: 633: 627: 626: 624: 623: 618: 613: 608: 602: 600: 596: 595: 593: 592: 586: 580: 574: 568: 562: 556: 550: 547:Open collector 544: 538: 532: 530: 526: 525: 523: 522: 516: 510: 504: 498: 493: 487: 485: 483:MOS technology 479: 478: 475:Logic families 473: 471: 470: 463: 456: 448: 442: 441: 435: 427: 426:External links 424: 423: 422: 416: 410: 405: 399: 396: 386: 385: 362: 332: 325: 303: 288: 256: 242: 241: 239: 236: 235: 234: 228: 220: 217: 211: 208: 198: 195: 153:physical layer 112: 15: 13: 10: 9: 6: 4: 3: 2: 654: 643: 640: 639: 637: 622: 619: 617: 614: 612: 609: 607: 604: 603: 601: 597: 590: 587: 584: 581: 578: 575: 572: 569: 566: 563: 560: 557: 554: 551: 548: 545: 542: 539: 537: 534: 533: 531: 527: 520: 517: 514: 511: 508: 505: 502: 499: 497: 494: 492: 489: 488: 486: 484: 480: 476: 469: 464: 462: 457: 455: 450: 449: 446: 439: 436: 433: 430: 429: 425: 421: 417: 415: 411: 409: 406: 404: 400: 397: 394: 390: 389: 381: 377: 373: 369: 365: 359: 355: 351: 347: 343: 336: 333: 328: 322: 318: 314: 307: 304: 299: 292: 289: 273: 266: 260: 257: 253: 247: 244: 237: 232: 229: 226: 223: 222: 218: 216: 209: 207: 204: 196: 194: 192: 188: 184: 181: 176: 174: 170: 166: 162: 158: 154: 149: 147: 143: 139: 135: 131: 127: 123: 119: 115: 108: 105: 101: 92: 88: 86: 82: 78: 75: 70: 68: 64: 60: 56: 52: 47: 45: 41: 37: 33: 29: 25: 21: 616:Domino logic 588: 519:Bipolar–CMOS 341: 335: 319:, New York. 312: 306: 298:Esscirc 2007 297: 291: 279:. Retrieved 272:the original 259: 246: 213: 200: 183:transceivers 177: 165:FPD-Link III 150: 134:pull up/down 97: 74:differential 71: 48: 44:digital data 31: 27: 23: 19: 18: 536:Diode logic 180:serial data 65:equivalent 36:logic gates 496:NMOS logic 491:PMOS logic 380:2015935431 281:30 October 238:References 100:terminated 591:(CML/SCL) 372:1872-082X 197:Operation 193:systems. 130:impedance 107:resistors 636:Category 521:(BiCMOS) 317:Springer 219:See also 155:used in 138:Matching 38:and for 611:Dynamic 173:monitor 132:of the 63:bipolar 53:from a 51:current 606:Static 555:(DCTL) 509:(CMOS) 378:  370:  360:  323:  171:and a 81:Mbit/s 26:), or 599:Types 585:(TTL) 579:(RTL) 567:(GTL) 561:(ECL) 543:(DTL) 515:(PTL) 275:(PDF) 268:(PDF) 252:JEDEC 72:As a 40:board 573:(IL) 549:(OC) 376:LCCN 368:ISSN 358:ISBN 321:ISBN 283:2013 203:CMOS 185:and 163:and 161:HDMI 59:FETs 393:OIF 350:doi 189:in 157:DVI 144:'s 118:ECL 109:to 77:PCB 32:SCL 24:CML 638:: 374:. 366:. 356:. 348:. 315:. 175:. 159:, 113:cc 87:. 46:. 467:e 460:t 453:v 382:. 352:: 329:. 300:. 285:. 111:V 104:Ω 30:( 22:(

Index

logic gates
board
digital data
current
constant current generator
FETs
bipolar
emitter-coupled logic
differential
PCB
Mbit/s
printed circuit boards

terminated
Ω
resistors
Vcc
ECL
output impedance
emitter follower
impedance
pull up/down
Matching
transmission line
characteristic impedance
physical layer
DVI
HDMI
FPD-Link III
display controller

Text is available under the Creative Commons Attribution-ShareAlike License. Additional terms may apply.

↑