498:
explicit description of the
Boolean algebra to determine its correct value). The same function under Verilog-2001 can be more succinctly described by one of the built-in operators: +, -, /, *, >>>. A generate–endgenerate construct (similar to VHDL's generate–endgenerate) allows Verilog-2001 to control instance and statement instantiation through normal decision operators (case–if–else). Using generate–endgenerate, Verilog-2001 can instantiate an array of instances, with control over the connectivity of the individual instances. File I/O has been improved by several new system tasks. And finally, a few syntax additions were introduced to improve code readability (e.g. always, @*, named parameter override, C-style function/task/module header declaration).
1700:; it will pass the input to the output when the gate signal is set for "pass-through", and captures the input and stores it upon transition of the gate signal to "hold". The output will remain stable regardless of the input signal while the gate is set to "hold". In the example below the "pass-through" level of the gate would be when the value of the if clause is true, i.e. gate = 1. This is read "if gate is true, the din is fed to latch_out continuously." Once the if clause is false, the last value at latch_out will remain and is independent of the value of din.
2038:
which because reset is high forces q to remain at 0. This condition may or may not be correct depending on the actual flip flop. However, this is not the main problem with this model. Notice that when reset goes low, that set is still high. In a real flip flop this will cause the output to go to a 1. However, in this model it will not occur because the always block is triggered by rising edges of set and reset – not levels. A different approach may be necessary for set/reset flip flops.
206:
290:. Since these concepts are part of Verilog's language semantics, designers could quickly write descriptions of large circuits in a relatively compact and concise form. At the time of Verilog's introduction (1984), Verilog represented a tremendous productivity improvement for circuit designers who were already using graphical
2168:
Note that there are no "initial" blocks mentioned in this description. There is a split between FPGA and ASIC synthesis tools on this structure. FPGA tools allow initial blocks where reg values are established instead of using a "reset" signal. ASIC synthesis tools don't support such a statement. The
497:
Verilog-2001 is a significant upgrade from
Verilog-95. First, it adds explicit support for (2's complement) signed nets and variables. Previously, code authors had to perform signed operations using awkward bit-level manipulations (for example, the carry-out bit of a simple 8-bit addition required an
2749:
What will be printed out for the values of a and b? Depending on the order of execution of the initial blocks, it could be zero and zero, or alternately zero and some other arbitrary uninitialized value. The $ display statement will always execute after both assignment blocks have completed, due to
359:
Verilog's concept of 'wire' consists of both signal values (4-state: "1, 0, floating, undefined") and signal strengths (strong, weak, etc.). This system allows abstract modeling of shared signal lines, where multiple sources drive a common net. When a wire has multiple drivers, the wire's (readable)
3547:
The initial procedure in
Verilog is not executed prior to simulation. It begins execution at time zero, when simulation starts running, and is executed in parallel with other initial or always procedures. When there are multiple initial procedures, there is no defined order to the activation of the
328:
is compatible with C. Syntactic differences include: required bit-widths for variable declarations, demarcation of procedural blocks (Verilog uses begin/end instead of curly braces {}), and many other minor differences. Verilog requires that variables be given a definite size. In C these sizes are
2658:
The way the above is written, it is possible to have either the sequences "ABC" or "BAC" print out. The order of simulation between the first $ write and the second $ write depends on the simulator implementation, and may purposefully be randomized by the simulator. This allows the simulation to
2037:
In this example the always @ statement would first execute when the rising edge of reset occurs which would place q to a value of 0. The next time the always block executes would be the rising edge of clk which again would keep q at a value of 0. The always block then executes when set goes high
767:
operator in
Verilog is another aspect of its being a hardware description language as opposed to a normal procedural language. This is known as a "non-blocking" assignment. Its action does not register until after the always block has executed. This means that the order of the assignments is
2033:
Note: If this model is used to model a Set/Reset flip flop then simulation errors can result. Consider the following test sequence of events. 1) reset goes high 2) clk goes high 3) set goes high 4) clk goes high again 5) reset goes low followed by 6) set going low. Assume no setup and hold
436:) for the next decade. Originally, Verilog was only intended to describe and allow simulation; the automated synthesis of subsets of the language to physically realizable structures (gates etc.) was developed after the language had achieved widespread usage.
1466:
There are several statements in
Verilog that have no analog in real hardware, such as the $ display command. However, the examples presented here are the classic (and limited) subset of the language that has a direct mapping to real gates.
352:, and instances of other modules (sub-hierarchies). Sequential statements are placed inside a begin/end block and executed in sequential order within the block. However, the blocks themselves are executed concurrently, making Verilog a
573:
of
Verilog-2005, with many new features and capabilities to aid design verification and design modeling. As of 2009, the SystemVerilog and Verilog language standards were merged into SystemVerilog 2009 (IEEE Standard 1800-2009).
787:, flop1 and flop2 would not have been swapped. Instead, as in traditional programming, the compiler would understand to simply set flop1 equal to flop2 (and subsequently ignore the redundant logic to set flop2 equal to flop1).
4765:
2197:
block has reached its end, it is rescheduled (again). It is a common misconception to believe that an initial block will execute before an always block. In fact, it is better to think of the
286:; a blocking assignment (=), and a non-blocking (<=) assignment. The non-blocking assignment allows designers to describe a state-machine update without needing to declare and use
2041:
The final basic variant is one that implements a D-flop with a mux feeding its input. The mux has a d-input and feedback from the flop itself. This allows a gated load function.
1918:
The next variant is including both an asynchronous reset and asynchronous set condition; again the convention comes into play, i.e. the reset term is followed by the set term.
2563:
pair are used by
Verilog to create parallel processes. All statements (or blocks) between a fork/join pair begin execution simultaneously upon execution flow hitting the
267:
standard, creating IEEE Standard 1800-2009. Since then, Verilog has been officially part of the SystemVerilog language. The current version is IEEE standard 1800-2023.
5860:
5855:
3126:
to distinguish them from user tasks and functions. This section presents a short list of the most frequently used tasks. It is by no means a comprehensive list.
432:
in 1990. Cadence now has full proprietary rights to
Gateway's Verilog and the Verilog-XL, the HDL-simulator that would become the de facto standard (of Verilog
490:
Extensions to
Verilog-95 were submitted back to IEEE to cover the deficiencies that users had found in the original Verilog standard. These extensions became
4972:
3942:
2193:
keyword indicates a process executes exactly once. Both constructs begin execution at simulator time 0, and both execute until the end of the block. Once an
5740:
2169:
reason is that an FPGA's initial state is something that is downloaded into the memory tables of the FPGA. An ASIC is an actual hardware implementation.
1839:
A variant of the D-flop is one with an asynchronous reset; there is a convention that the reset state will be the first if clause within the statement.
420:
and Chi-Lai Huang between late 1983 and early 1984. Chi-Lai Huang had earlier worked on a hardware description LALSD, a language developed by
Professor
5850:
375:, a logically equivalent description consisting only of elementary logic primitives (AND, OR, NOT, flip-flops, etc.) that are available in a specific
4505:
2670:
The order of execution isn't always guaranteed within Verilog. This can best be illustrated by a classic example. Consider the code snippet below:
5835:
3965:
388:
3660:
3635:
3610:
3585:
3122:
System tasks are available to handle simple I/O and various design measurement functions during simulation. All system tasks are prefixed with
3191:
The PLI provides a programmer with a mechanism to transfer control from Verilog to a program function written in C language. It is officially
3875:
3831:
3784:
3569:
3540:
779:
assignment is used, for the purposes of logic, the target variable is updated immediately. In the above example, had the statements used the
424:, for his PhD work. The rights holder for this process, at the time proprietary, was "Automated Integrated Design Systems" (later renamed to
4143:
4113:
3226:
which are used to write and read the 64-bit integer argument of the current Verilog task or function, respectively. For 32-bit integers,
5776:
5766:
371:), can be physically realized by synthesis software. Synthesis software algorithmically transforms the (abstract) Verilog source into a
4615:
3805:
525:
Standard 1364-2005) consists of minor corrections, spec clarifications, and a few new language features (such as the uwire keyword).
5041:
4560:
3987:
3758:
3732:
3706:
3935:
3399:
IEEE 1800-2023, IEEE Approved Draft Standard for SystemVerilog--Unified Hardware Design, Specification, and Verification Language
2368:
These are the classic uses for these two keywords, but there are two significant additional uses. The most common of these is an
3814:
4740:
4128:
3329:
256:
5022:
547:
345:
321:
248:
3456:
344:. Internally, a module can contain any combination of the following: net/variable declarations (wire, reg, integer, etc.),
4997:
4178:
4054:
3975:
3334:
3308:
295:
232:
171:
1367:
clause above illustrates the other type of method of use, i.e. it executes whenever any of the entities in the list (the
5840:
4498:
3275:
3196:
502:
282:
because they include ways of describing the propagation time and signal strengths (sensitivity). There are two types of
260:
5406:
4967:
4670:
4585:
4565:
4173:
3928:
3506:
87:
3433:
Huang, Chi-Lai; Su, S.Y.H. "Approaches for Computer-Aided Logic System Design Using Hardware Description Language".
209:
5809:
4538:
4514:
3743:
IEC 61691-4 Ed.1 (IEEE STD 1364(TM)-2001): Behavioural Languages - Part 4: Verilog(C) Hardware Description Language
3243:
287:
175:
5376:
4575:
3992:
3951:
3324:
3207:
555:
475:
425:
4810:
4415:
4148:
4034:
4017:
4002:
3997:
383:
technology. Further manipulations to the netlist ultimately lead to a circuit fabrication blueprint (such as a
302:
179:
3355:
Nielsen AA, Der BS, Shin J, Vaidyanathan P, Paralanov V, Strychalski EA, Ross D, Densmore D, Voigt CA (2016).
3110:), and X (unknown logic value). For the competing VHDL, a dedicated standard for multi-valued logic exists as
5814:
4675:
4665:
4645:
4491:
4392:
1774:
591:
368:
244:
5845:
4987:
4548:
4333:
4219:
3260:
429:
32:
5781:
4904:
4640:
4343:
4234:
4224:
4044:
2118:// '''@(posedge clk)''' and the non-blocking '''<='''
1426:
The definition of constants in Verilog supports the addition of a width parameter. The basic syntax is:
341:
582:
The SystemVerilog standard was subsequently updated in 2012, 2017, and most recently in December 2023.
5047:
4977:
4795:
4725:
4407:
4354:
4239:
4133:
4039:
3202:
The PLI (now VPI) enables Verilog to cooperate with other programs written in the C language such as
333:
306:
279:
252:
152:
27:
5690:
5685:
5680:
5675:
5670:
5665:
5660:
1777:
is the next significant template; in Verilog, the D-flop is the simplest, and it can be modeled as:
4452:
4308:
4029:
4007:
325:
283:
240:
1820:
The significant thing to notice in the example is the use of the non-blocking assignment. A basic
4929:
4805:
4328:
4244:
3769:
IEEE Standard Hardware Description Language Based on the Verilog(R) Hardware Description Language
129:
56:
5478:
5473:
5453:
5437:
5431:
5426:
5421:
5416:
5411:
5401:
5396:
5386:
5381:
5017:
4847:
4259:
4101:
3871:
3827:
3801:
3780:
3754:
3728:
3702:
3565:
3536:
3438:
3378:
3270:
3170:
3103:
1697:
791:
353:
291:
236:
5606:
5347:
5342:
5332:
5327:
5322:
5317:
5312:
5307:
5297:
5292:
5287:
5282:
5272:
5267:
5262:
5257:
5242:
5237:
5232:
5227:
5222:
5371:
5037:
4123:
3970:
3901:
3863:
3821:
3795:
3772:
3746:
3720:
3694:
3528:
3368:
3055:
3044:
205:
3564:. Synthesis Lectures on Digital Circuits and Systems. Vol. 12. Morgan & Claypool.
2659:
contain both accidental race conditions as well as intentional non-deterministic behavior.
1406:
Signals that are driven from within a process (an initial or always block) must be of type
768:
irrelevant and will produce the same result: flop1 and flop2 will swap values every clock.
4800:
4362:
3265:
3211:
452:
433:
364:
349:
39:
329:
inferred from the 'type' of the variable (for instance an integer type may be 32 bits).
5655:
4785:
4780:
4700:
4650:
4464:
3917:— An open-source meta-comment used by industry IP to simplify maintaining Verilog code.
3107:
310:
5829:
5761:
5705:
5700:
5695:
5645:
5640:
5635:
5625:
5601:
5577:
5565:
5554:
5543:
5531:
5526:
5521:
5516:
5503:
5492:
4982:
4962:
4815:
4790:
4720:
4610:
4555:
4435:
4420:
4292:
4214:
4096:
3415:
3314:
3034:
3024:
1821:
541:
514:
264:
195:
5745:
5735:
5483:
5468:
5463:
5458:
5448:
5391:
5032:
5027:
5012:
5007:
5002:
4952:
4377:
4367:
4012:
3435:
Proceedings of International Computer Symposium 1980, Taipei, Taiwan, December 1980
3203:
532:, attempts to integrate analog and mixed signal modeling with traditional Verilog.
318:
314:
224:
340:, and communicate with other modules through a set of declared input, output, and
5617:
5357:
5111:
4992:
4957:
4947:
4924:
4919:
4914:
4909:
4892:
4887:
4877:
4163:
4072:
3980:
3298:
558:
encouraged the development of Superlog by Co-Design Automation Inc (acquired by
529:
479:
417:
413:
159:
145:
135:
122:
118:
113:
48:
44:
3867:
3855:
3776:
3750:
3724:
3698:
501:
Verilog-2001 is the version of Verilog supported by the majority of commercial
5730:
5725:
5057:
4939:
4872:
4867:
4862:
4857:
4852:
4842:
4382:
4313:
4282:
4089:
3532:
3192:
478:. Verilog-A was never intended to be a standalone language and is a subset of
367:. Verilog modules that conform to a synthesizable coding style, known as RTL (
3488:
3472:
3442:
3398:
5791:
5771:
5629:
4882:
4775:
4770:
4755:
4745:
4735:
4715:
4710:
4695:
4685:
4680:
4660:
4655:
4635:
4630:
4625:
4620:
4605:
4570:
4447:
4442:
4425:
4387:
4194:
4067:
3373:
3356:
3294:
3111:
563:
471:
460:
421:
392:
3382:
2662:
Notice that VHDL cannot dynamically spawn multiple processes like Verilog.
360:
value is resolved by a function of the source drivers and their strengths.
3885:
2177:
There are two separate ways of declaring a Verilog process. These are the
5062:
4834:
4825:
4543:
4533:
4528:
4430:
4323:
4254:
4199:
4158:
4153:
4118:
4084:
3897:
3319:
3215:
2333:// Done with this block, now return to the top (i.e. the @ event-control)
1379:
is immediately assigned a new value, and due to the blocking assignment,
570:
559:
551:
384:
276:
3139:$ sscanf – Read from variable a format-specified string. (*Verilog-2001)
1383:
is assigned a new value afterward (taking into account the new value of
467:
and became IEEE Standard 1364-1995, commonly referred to as Verilog-95.
5582:
5548:
5497:
5442:
5337:
5302:
5277:
5252:
5247:
5217:
5212:
5207:
5201:
5195:
5190:
5185:
5180:
5174:
5168:
5163:
5158:
5153:
5147:
5141:
5136:
5131:
5126:
5071:
4705:
4690:
4397:
4287:
4249:
4108:
3914:
3304:
3145:$ fdisplay – Print a line from a file followed by an automatic newline.
372:
183:
2571:
upon completion of the longest running statement or block between the
301:
The designers of Verilog wanted a language with syntax similar to the
5649:
5121:
5116:
5106:
5101:
5096:
5091:
5086:
5081:
5076:
4750:
4580:
4459:
4318:
4138:
4022:
3920:
3163:$ monitor – Print out all the listed variables when any change value.
451:
at the time, Cadence decided to make the language available for open
263:. In 2009, the Verilog standard (IEEE 1364-2005) was merged into the
3179:$ dumpports – Turn on and dump the variables in Extended-VCD format.
3151:$ fscanf – Read from file a format-specified string. (*Verilog-2001)
3130:$ display – Print to screen a line followed by an automatic newline.
2205:-block, one which terminates after it completes for the first time.
1399:
is tucked away in an invisible store. Then after 6 more time units,
5507:
5362:
4897:
4760:
4600:
4229:
4209:
4168:
3891:
566:, which later became the IEEE standard P1800-2005: SystemVerilog.
439:
Verilog is a portmanteau of the words "verification" and "logic".
4483:
1410:. Signals that are driven from outside a process must be of type
294:
software and specially written software programs to document and
4730:
4595:
4590:
4372:
4079:
3492:
3476:
3402:
3288:
3013:
4-state logical inequality (bit-value 1'bX is taken as literal)
522:
491:
464:
448:
396:
380:
376:
61:
4487:
3924:
2997:
Logical inequality (bit-value 1'bX is removed from comparison)
2376:
sensitivity list. It is possible to use always as shown below:
455:. Cadence transferred Verilog into the public domain under the
4204:
3005:
4-state logical equality (bit-value 1'bX is taken as literal)
1451:
20'd44 – Decimal 44 (using 20 bits – 0 extension is automatic)
275:
Hardware description languages such as Verilog are similar to
2989:
Logical equality (bit-value 1'bX is removed from comparison)
2447:// Keeps executing — so continue back at the top of the begin
239:. It is most commonly used in the design and verification of
3507:"SystemVerilog – Is This The Merging of Verilog & VHDL?"
2106:// The more common structure ASSUMES the feedback is present
1768:// high. When gate goes low, latch_out will remain constant.
1762:// Note that the else isn't required here. The variable
3823:
Writing Testbenches: Functional Verification of HDL Models
3160:$ readmemb – Read binary file content into a memory array.
324:(if/else, for, while, case, etc.) are equivalent, and its
3856:"IEEE Standard for Verilog Hardware Description Language"
3462:. Computer History Museum. 22 April 2013. pp. 23–25.
470:
In the same time frame Cadence initiated the creation of
317:(though less sophisticated than that of ANSI C/C++). Its
3136:$ swrite – Print to variable a line without the newline.
562:). The foundations of Superlog and Vera were donated to
3815:
Cornell ECE576 Course illustrating synthesis constructs
3691:
IEEE Standard for Verilog Hardware Description Language
3157:$ readmemh – Read hex file content into a memory array.
1765:// latch_out will follow the value of din while gate is
3661:"IEEE Standard Verilog® Hardware Description Language"
3636:"IEEE Standard Verilog® Hardware Description Language"
3611:"IEEE Standard Verilog® Hardware Description Language"
3586:"IEEE Standard Verilog® Hardware Description Language"
3218:, and so on. For example, it provides the C functions
2112:// hardware compiler will interpret it. This structure
456:
3133:$ write – Print to screen a line without the newline.
474:
to put standards support behind its analog simulator
428:
in 1985). Gateway Design Automation was purchased by
3882:– The official standard for Verilog 2005 (not free).
3148:$ fwrite – Print to file a line without the newline.
2387:// Always begins executing at time 0 and NEVER stops
844:// TITLE 'Divide-by-20 Counter with enables'
5754:
5718:
5616:
5356:
5056:
4938:
4833:
4824:
4521:
4406:
4353:
4342:
4301:
4275:
4268:
4187:
4053:
3958:
3894:– Working group for SystemVerilog (replaces above).
3860:
IEEE STD 1364-2005 (Revision of IEEE STD 1364-2001)
3717:
IEEE Standard Verilog Hardware Description Language
3562:
Multiple valued logic: concepts and representations
3291:, the main competitor to Verilog and SystemVerilog.
2489:// Start at time 0 and repeat the begin/end forever
2474:The example below is functionally identical to the
2115:// looks much like a latch. The differences are the
363:A subset of statements in the Verilog language are
189:
165:
151:
141:
128:
112:
86:
67:
55:
38:
26:
3560:Miller, D. Michael; Thornton, Mitchell A. (2008).
2463:The other interesting exception is the use of the
2163:// the "else" mux is "implied"
2109:// This is a safe assumption since this is how the
1472:// Mux examples — Three ways to do the same thing.
3154:$ fclose – Close and release an open file handle.
3142:$ fopen – Open a handle to a file (read or write)
2456:keyword acts similar to the C language construct
2046:// Basic structure with an EXPLICIT feedback path
3271:SystemVerilog Direct Programming Interface (DPI)
1418:does not necessarily imply a hardware register.
3337:, an open-source language built on top of Scala
3242:For information on Verilog simulators, see the
1475:// The first example uses continuous assignment
463:) organization. Verilog was later submitted to
305:, which was already widely used in engineering
3794:Thomas, Donald E.; Moorby, Phillip R. (2013).
3457:"Oral History of Philip Raymond "Phil" Moorby"
2351:// Run whenever reg a has a low to high change
2189:keyword indicates a free-running process. The
775:is referred to as a blocking assignment. When
4499:
3936:
3416:"Verilog's inventor nabs EDA's Kaufman award"
146:https://ieeexplore.ieee.org/document/10458102
8:
3195:by IEEE Std 1364-2005 in favor of the newer
3176:$ dumpvars – Turn on and dump the variables.
1403:is assigned the value that was tucked away.
21:
2460:in the sense that it will execute forever.
1162:// the value of tc is continuously assigned
982:// The always statement below is a parallel
4830:
4506:
4492:
4484:
4350:
4272:
3943:
3929:
3921:
3797:The Verilog® Hardware Description Language
3394:
3392:
3166:$ time – Value of current simulation time.
2282:// Any time a or b CHANGE, run the process
494:Standard 1364-2001 known as Verilog-2001.
20:
3372:
1448:12'h123 – Hexadecimal 123 (using 12 bits)
991:// rst or clk transition from low to high
528:A separate part of the Verilog standard,
251:. It is also used in the verification of
2764:
93:IEEE 1800-2023 / 6 December 2023
3904:. This predates the IEEE-1364 standard.
3888:– Working group for Verilog (inactive).
3527:. Boston, MA: Springer US. p. 16.
3347:
856:// a counter using the Verilog language
3900:– A 1995 description of the syntax in
1514:// the second example uses a procedure
1375:) changes. When one of these changes,
5861:Programming languages created in 1984
5856:Domain-specific programming languages
3199:, which completely replaces the PLI.
2258:// Assign the value of reg a to reg b
1616:// Finally — you can use if/else in a
7:
2726:"Value a=%d Value of b=%d"
2231:// Assign a value to reg a at time 0
1836:statement within the always clause.
1696:The next interesting structure is a
1454:4'b1010 – Binary 1010 (using 4 bits)
847:// enable CEP is a clock enable only
3357:"Genetic circuit design automation"
850:// enable CET is a clock enable and
1387:). After a delay of 5 time units,
14:
3301:: Verilog with analog extensions.
3182:$ random – Return a random value.
3102:The IEEE 1364 standard defines a
2467:keyword with the addition of the
979:// Other signals are of type wire
898:// These inputs/outputs represent
5851:Structured programming languages
3187:Program Language Interface (PLI)
2567:. Execution continues after the
2201:-block as a special-case of the
1517:// to accomplish the same thing.
1033:// This causes reset of the cntr
988:// executes any time the signals
204:
3330:Property Specification Language
2946:Exponentiation (*Verilog-2001)
1457:6'o77 – Octal 77 (using 6 bits)
548:hardware verification languages
447:With the increasing success of
332:A Verilog design consists of a
5836:Hardware description languages
3505:Cummings, Clifford E. (2003).
3169:$ dumpfile – Declare the VCD (
3080:Replicate value m for n times
2762:shown in order of precedence.
1165:// the value of the expression
771:The other assignment operator
482:which encompassed Verilog-95.
259:, as well as in the design of
1:
2785:Bitwise NOT (1's complement)
910:// connections to the module.
783:blocking operator instead of
233:hardware description language
16:Hardware description language
3276:Verilog Procedural Interface
3197:Verilog Procedural Interface
1705:// Transparent latch example
296:simulate electronic circuits
3523:Sutherland, Stuart (2002).
3106:with four states: 0, 1, Z (
985:// execution statement that
288:temporary storage variables
5879:
5810:IEEE Standards Association
3868:10.1109/IEEESTD.2006.99495
3826:(2nd ed.). Springer.
3800:(3rd ed.). Springer.
3777:10.1109/IEEESTD.1996.81542
3751:10.1109/IEEESTD.2004.95753
3725:10.1109/IEEESTD.2001.93352
3699:10.1109/IEEESTD.2006.99495
3244:list of Verilog simulators
3208:instruction set simulators
3173:) format output file name.
2758:Note: These operators are
539:
457:Open Verilog International
210:Programmable Logic/Verilog
5800:
3838:(The HDL Testbench Bible)
3820:Bergeron, Janick (2012).
3533:10.1007/978-1-4615-1713-9
3325:e (verification language)
3017:
2973:Greater than or equal to
2950:
2899:
2848:
2821:
2778:
2103:// explicit feedback path
1391:is assigned the value of
426:Gateway Design Automation
201:
194:
170:
158:
108:
82:
4035:Circuit underutilization
4018:Reconfigurable computing
3307:— C++ library providing
2672:
2581:
2480:
2378:
2207:
2043:
1920:
1841:
1779:
1702:
1619:// procedural structure.
1469:
1462:Synthesizable constructs
1214:
853:// enables the TC output
796:
596:
590:A simple example of two
513:Not to be confused with
5815:Category:IEEE standards
3374:10.1126/science.aac7341
2519:// Wait for 1 time unit
2414:// Wait for 1 time unit
1422:Definition of constants
412:Verilog was created by
369:register-transfer level
245:register-transfer level
3311:event-driven semantics
3261:List of HDL simulators
3045:Arithmetic right shift
2981:Less than or equal to
1212:An example of delays:
967:// must be of type reg
430:Cadence Design Systems
336:. Modules encapsulate
303:C programming language
95:; 9 months ago
4045:Hardware acceleration
3862:: 1–590. April 2006.
3849:Standards development
3056:Arithmetic left shift
1759:// Pass through state
1081:// Enables both true
309:. Like C, Verilog is
280:programming languages
257:mixed-signal circuits
4240:Microchip Technology
4040:High-level synthesis
3666:. p. 631(25.21)
3641:. p. 653(25.39)
3616:. p. 628(25.28)
3591:. p. 652(25.38)
3437:. pp. 772–79O.
2774:Operation performed
2372:keyword without the
964:// (or initial)block
459:(OVI) (now known as
334:hierarchy of modules
307:software development
284:assignment operators
235:(HDL) used to model
5841:IEEE DASC standards
4309:Intel Quartus Prime
4030:Soft microprocessor
3909:Language extensions
3512:. SNUG Boston 2003.
3255:Additional material
3238:Simulation software
3025:Logical right shift
2632:// Wait 1 time unit
2546:// Wait 1 time unit
2441:// Wait 1 time unit
2243:// Wait 1 time unit
961:// within an always
958:// Signals assigned
569:SystemVerilog is a
505:software packages.
342:bidirectional ports
326:operator precedence
130:Filename extensions
68:First appeared
23:
3952:Programmable logic
3422:. 7 November 2005.
3114:with nine levels.
3035:Logical left shift
2173:Initial and always
578:Updates since 2009
237:electronic systems
5823:
5822:
5714:
5713:
4481:
4480:
4477:
4476:
4473:
4472:
4260:Texas Instruments
3877:978-0-7381-4851-9
3833:978-1-4615-0302-6
3786:978-0-7381-3065-1
3571:978-1-59829-190-2
3542:978-1-4613-5691-2
3367:(6281): aac7341.
3283:Similar languages
3171:Value Change Dump
3104:four-valued logic
3098:Four-valued logic
3095:
3094:
1698:transparent latch
1395:and the value of
794:circuit follows:
554:, and Verisity's
354:dataflow language
292:schematic capture
218:
217:
114:Typing discipline
51:and Chi-Lai Huang
5868:
4831:
4508:
4501:
4494:
4485:
4351:
4273:
3945:
3938:
3931:
3922:
3902:Backus-Naur form
3881:
3837:
3811:
3790:
3764:
3738:
3712:
3676:
3675:
3673:
3671:
3665:
3657:
3651:
3650:
3648:
3646:
3640:
3632:
3626:
3625:
3623:
3621:
3615:
3607:
3601:
3600:
3598:
3596:
3590:
3582:
3576:
3575:
3557:
3551:
3550:
3520:
3514:
3513:
3511:
3502:
3496:
3486:
3480:
3470:
3464:
3463:
3461:
3453:
3447:
3446:
3430:
3424:
3423:
3412:
3406:
3396:
3387:
3386:
3376:
3352:
3233:
3229:
3225:
3221:
3058:(*Verilog-2001)
3047:(*Verilog-2001)
2771:Operator symbols
2765:
2745:
2742:
2739:
2736:
2733:
2730:
2727:
2724:
2721:
2718:
2715:
2712:
2709:
2706:
2703:
2700:
2697:
2694:
2691:
2688:
2685:
2682:
2679:
2676:
2654:
2651:
2648:
2645:
2642:
2639:
2636:
2633:
2630:
2627:
2624:
2621:
2618:
2615:
2612:
2609:
2606:
2603:
2600:
2597:
2594:
2591:
2588:
2585:
2550:
2547:
2544:
2541:
2538:
2535:
2532:
2529:
2526:
2523:
2520:
2517:
2514:
2511:
2508:
2505:
2502:
2499:
2496:
2493:
2490:
2487:
2484:
2448:
2445:
2442:
2439:
2436:
2433:
2430:
2427:
2424:
2421:
2418:
2415:
2412:
2409:
2406:
2403:
2400:
2397:
2394:
2391:
2388:
2385:
2382:
2364:
2361:
2358:
2355:
2352:
2349:
2346:
2343:
2340:
2337:
2334:
2331:
2328:
2325:
2322:
2319:
2316:
2313:
2310:
2307:
2304:
2301:
2298:
2295:
2292:
2289:
2286:
2283:
2280:
2277:
2274:
2271:
2268:
2265:
2262:
2259:
2256:
2253:
2250:
2247:
2244:
2241:
2238:
2235:
2232:
2229:
2226:
2223:
2220:
2217:
2214:
2211:
2164:
2161:
2158:
2155:
2152:
2149:
2146:
2143:
2140:
2137:
2134:
2131:
2128:
2125:
2122:
2119:
2116:
2113:
2110:
2107:
2104:
2101:
2098:
2095:
2092:
2089:
2086:
2083:
2080:
2077:
2074:
2071:
2068:
2065:
2062:
2059:
2056:
2053:
2050:
2047:
2029:
2026:
2023:
2020:
2017:
2014:
2011:
2008:
2005:
2002:
1999:
1996:
1993:
1990:
1987:
1984:
1981:
1978:
1975:
1972:
1969:
1966:
1963:
1960:
1957:
1954:
1951:
1948:
1945:
1942:
1939:
1936:
1933:
1930:
1927:
1924:
1914:
1911:
1908:
1905:
1902:
1899:
1896:
1893:
1890:
1887:
1884:
1881:
1878:
1875:
1872:
1869:
1866:
1863:
1860:
1857:
1854:
1851:
1848:
1845:
1828:when there is a
1816:
1813:
1810:
1807:
1804:
1801:
1798:
1795:
1792:
1789:
1786:
1783:
1769:
1766:
1763:
1760:
1757:
1754:
1751:
1748:
1745:
1742:
1739:
1736:
1733:
1730:
1727:
1724:
1721:
1718:
1715:
1712:
1709:
1706:
1692:
1689:
1686:
1683:
1680:
1677:
1674:
1671:
1668:
1665:
1662:
1659:
1656:
1653:
1650:
1647:
1644:
1641:
1638:
1635:
1632:
1629:
1626:
1623:
1620:
1617:
1614:
1611:
1608:
1605:
1602:
1599:
1596:
1593:
1590:
1587:
1584:
1581:
1578:
1575:
1572:
1569:
1566:
1563:
1560:
1557:
1554:
1551:
1548:
1545:
1542:
1539:
1536:
1533:
1530:
1527:
1524:
1521:
1518:
1515:
1512:
1509:
1506:
1503:
1500:
1497:
1494:
1491:
1488:
1485:
1482:
1479:
1476:
1473:
1359:
1356:
1353:
1350:
1347:
1344:
1341:
1338:
1335:
1332:
1329:
1326:
1323:
1320:
1317:
1314:
1311:
1308:
1305:
1302:
1299:
1296:
1293:
1290:
1287:
1284:
1281:
1278:
1275:
1272:
1269:
1266:
1263:
1260:
1257:
1254:
1251:
1248:
1245:
1242:
1239:
1236:
1233:
1230:
1227:
1224:
1221:
1218:
1208:
1205:
1202:
1199:
1196:
1193:
1190:
1187:
1184:
1181:
1178:
1175:
1172:
1169:
1166:
1163:
1160:
1157:
1154:
1151:
1148:
1145:
1142:
1139:
1136:
1133:
1130:
1127:
1124:
1121:
1118:
1115:
1112:
1109:
1106:
1103:
1100:
1097:
1094:
1091:
1088:
1085:
1082:
1079:
1076:
1073:
1070:
1067:
1064:
1061:
1058:
1055:
1052:
1049:
1046:
1043:
1040:
1037:
1034:
1031:
1028:
1025:
1022:
1019:
1016:
1013:
1010:
1007:
1004:
1001:
998:
995:
992:
989:
986:
983:
980:
977:
974:
971:
968:
965:
962:
959:
956:
953:
950:
947:
944:
941:
938:
935:
932:
929:
926:
923:
920:
917:
914:
911:
908:
905:
902:
899:
896:
893:
890:
887:
884:
881:
878:
875:
872:
869:
866:
863:
860:
857:
854:
851:
848:
845:
842:
839:
836:
833:
830:
827:
824:
821:
818:
815:
812:
809:
806:
803:
800:
786:
782:
778:
774:
766:
759:
756:
753:
750:
747:
744:
741:
738:
735:
732:
729:
726:
723:
720:
717:
714:
711:
708:
705:
702:
699:
696:
693:
690:
687:
684:
681:
678:
675:
672:
669:
666:
663:
660:
657:
654:
651:
648:
645:
642:
639:
636:
633:
630:
627:
624:
621:
618:
615:
612:
609:
606:
603:
600:
434:logic simulators
350:statement blocks
338:design hierarchy
313:and has a basic
261:genetic circuits
241:digital circuits
208:
103:
101:
96:
78:
76:
40:Designed by
24:
5878:
5877:
5871:
5870:
5869:
5867:
5866:
5865:
5826:
5825:
5824:
5819:
5796:
5750:
5710:
5612:
5360:
5352:
5060:
5052:
4934:
4820:
4517:
4512:
4482:
4469:
4402:
4345:
4338:
4297:
4264:
4183:
4049:
3954:
3949:
3911:
3878:
3854:
3851:
3846:
3841:
3834:
3819:
3808:
3793:
3787:
3767:
3761:
3741:
3735:
3715:
3709:
3689:
3680:
3679:
3669:
3667:
3663:
3659:
3658:
3654:
3644:
3642:
3638:
3634:
3633:
3629:
3619:
3617:
3613:
3609:
3608:
3604:
3594:
3592:
3588:
3584:
3583:
3579:
3572:
3559:
3558:
3554:
3543:
3522:
3521:
3517:
3509:
3504:
3503:
3499:
3487:
3483:
3471:
3467:
3459:
3455:
3454:
3450:
3432:
3431:
3427:
3414:
3413:
3409:
3397:
3390:
3354:
3353:
3349:
3344:
3285:
3266:Waveform viewer
3257:
3252:
3240:
3231:
3227:
3223:
3219:
3212:microcontroller
3189:
3120:
3100:
2930:Multiplication
2922:2's complement
2895:Reduction XNOR
2863:Reduction NAND
2756:
2747:
2746:
2743:
2740:
2737:
2734:
2731:
2728:
2725:
2722:
2719:
2716:
2713:
2710:
2707:
2704:
2701:
2698:
2695:
2692:
2689:
2686:
2683:
2680:
2677:
2674:
2668:
2666:Race conditions
2656:
2655:
2652:
2649:
2647:// Print char C
2646:
2643:
2640:
2637:
2634:
2631:
2628:
2625:
2622:
2619:
2617:// Print char B
2616:
2613:
2610:
2607:
2604:
2602:// Print char A
2601:
2598:
2595:
2592:
2589:
2586:
2583:
2557:
2552:
2551:
2548:
2545:
2542:
2539:
2536:
2534:// Set clk to 1
2533:
2530:
2527:
2524:
2521:
2518:
2515:
2512:
2509:
2507:// Set clk to 0
2506:
2503:
2500:
2497:
2494:
2491:
2488:
2485:
2482:
2478:example above.
2450:
2449:
2446:
2443:
2440:
2437:
2434:
2431:
2429:// Set clk to 1
2428:
2425:
2422:
2419:
2416:
2413:
2410:
2407:
2404:
2402:// Set clk to 0
2401:
2398:
2395:
2392:
2389:
2386:
2383:
2380:
2366:
2365:
2362:
2359:
2356:
2353:
2350:
2347:
2344:
2341:
2338:
2335:
2332:
2329:
2326:
2323:
2320:
2317:
2314:
2311:
2308:
2305:
2302:
2299:
2296:
2293:
2290:
2287:
2284:
2281:
2278:
2275:
2272:
2269:
2266:
2263:
2260:
2257:
2254:
2251:
2248:
2245:
2242:
2239:
2236:
2233:
2230:
2227:
2224:
2221:
2218:
2215:
2212:
2209:
2175:
2166:
2165:
2162:
2159:
2156:
2153:
2150:
2147:
2144:
2141:
2138:
2135:
2132:
2129:
2126:
2123:
2120:
2117:
2114:
2111:
2108:
2105:
2102:
2099:
2096:
2093:
2090:
2087:
2084:
2081:
2078:
2075:
2072:
2069:
2066:
2063:
2060:
2057:
2054:
2051:
2048:
2045:
2031:
2030:
2027:
2024:
2021:
2018:
2015:
2012:
2009:
2006:
2003:
2000:
1997:
1994:
1991:
1988:
1985:
1982:
1979:
1976:
1973:
1970:
1967:
1964:
1961:
1958:
1955:
1952:
1949:
1946:
1943:
1940:
1937:
1934:
1931:
1928:
1925:
1922:
1916:
1915:
1912:
1909:
1906:
1903:
1900:
1897:
1894:
1891:
1888:
1885:
1882:
1879:
1876:
1873:
1870:
1867:
1864:
1861:
1858:
1855:
1852:
1849:
1846:
1843:
1818:
1817:
1814:
1811:
1808:
1805:
1802:
1799:
1796:
1793:
1790:
1787:
1784:
1781:
1771:
1770:
1767:
1764:
1761:
1758:
1755:
1752:
1749:
1746:
1743:
1740:
1737:
1734:
1731:
1728:
1725:
1722:
1719:
1716:
1713:
1710:
1707:
1704:
1694:
1693:
1690:
1687:
1684:
1681:
1678:
1675:
1672:
1669:
1666:
1663:
1660:
1657:
1654:
1651:
1648:
1645:
1642:
1639:
1636:
1633:
1630:
1627:
1624:
1621:
1618:
1615:
1612:
1609:
1606:
1603:
1600:
1597:
1594:
1591:
1588:
1585:
1582:
1579:
1576:
1573:
1570:
1567:
1564:
1561:
1558:
1555:
1552:
1549:
1546:
1543:
1540:
1537:
1534:
1531:
1528:
1525:
1522:
1519:
1516:
1513:
1510:
1507:
1504:
1501:
1498:
1495:
1492:
1489:
1486:
1483:
1480:
1477:
1474:
1471:
1464:
1424:
1361:
1360:
1357:
1354:
1351:
1348:
1345:
1342:
1339:
1336:
1333:
1330:
1327:
1324:
1321:
1318:
1315:
1312:
1309:
1306:
1303:
1300:
1297:
1294:
1291:
1288:
1285:
1282:
1279:
1276:
1273:
1270:
1267:
1264:
1261:
1258:
1255:
1252:
1249:
1246:
1243:
1240:
1237:
1234:
1231:
1228:
1225:
1222:
1219:
1216:
1210:
1209:
1206:
1203:
1200:
1197:
1194:
1191:
1188:
1185:
1182:
1179:
1176:
1173:
1170:
1167:
1164:
1161:
1158:
1155:
1152:
1149:
1146:
1143:
1140:
1137:
1134:
1131:
1128:
1125:
1122:
1119:
1116:
1113:
1110:
1107:
1104:
1101:
1098:
1095:
1092:
1089:
1086:
1083:
1080:
1077:
1074:
1071:
1068:
1065:
1062:
1059:
1056:
1053:
1050:
1047:
1044:
1041:
1038:
1035:
1032:
1029:
1026:
1023:
1020:
1017:
1014:
1011:
1008:
1005:
1002:
999:
996:
993:
990:
987:
984:
981:
978:
975:
972:
969:
966:
963:
960:
957:
954:
951:
948:
945:
942:
939:
936:
933:
930:
927:
924:
921:
918:
915:
912:
909:
906:
903:
900:
897:
894:
891:
888:
885:
882:
879:
876:
873:
870:
867:
864:
861:
858:
855:
852:
849:
846:
843:
840:
837:
834:
831:
828:
825:
822:
819:
816:
813:
810:
807:
804:
801:
798:
784:
780:
776:
772:
764:
761:
760:
757:
754:
751:
748:
745:
742:
739:
736:
733:
730:
727:
724:
721:
718:
715:
712:
709:
706:
703:
700:
697:
694:
691:
688:
685:
682:
679:
676:
673:
670:
667:
664:
661:
658:
655:
652:
649:
646:
643:
640:
637:
634:
631:
628:
625:
622:
619:
616:
613:
610:
607:
604:
601:
598:
588:
580:
544:
538:
511:
488:
453:standardization
445:
410:
405:
348:and sequential
273:
253:analog circuits
104:
99:
97:
94:
74:
72:
17:
12:
11:
5:
5876:
5875:
5872:
5864:
5863:
5858:
5853:
5848:
5843:
5838:
5828:
5827:
5821:
5820:
5818:
5817:
5812:
5807:
5801:
5798:
5797:
5795:
5794:
5789:
5784:
5779:
5774:
5769:
5764:
5758:
5756:
5752:
5751:
5749:
5748:
5743:
5738:
5733:
5728:
5722:
5720:
5716:
5715:
5712:
5711:
5709:
5708:
5703:
5698:
5693:
5688:
5683:
5678:
5673:
5668:
5663:
5658:
5653:
5643:
5638:
5633:
5622:
5620:
5614:
5613:
5611:
5610:
5598:
5595:
5592:
5589:
5586:
5574:
5571:
5568:
5563:
5560:
5557:
5552:
5540:
5537:
5534:
5529:
5524:
5519:
5514:
5511:
5501:
5489:
5486:
5481:
5476:
5471:
5466:
5461:
5456:
5451:
5446:
5434:
5429:
5424:
5419:
5414:
5409:
5404:
5399:
5394:
5389:
5384:
5379:
5374:
5368:
5366:
5354:
5353:
5351:
5350:
5345:
5340:
5335:
5330:
5325:
5320:
5315:
5310:
5305:
5300:
5295:
5290:
5285:
5280:
5275:
5270:
5265:
5260:
5255:
5250:
5245:
5240:
5235:
5230:
5225:
5220:
5215:
5210:
5205:
5198:
5193:
5188:
5183:
5178:
5171:
5166:
5161:
5156:
5151:
5144:
5139:
5134:
5129:
5124:
5119:
5114:
5109:
5104:
5099:
5094:
5089:
5084:
5079:
5074:
5068:
5066:
5054:
5053:
5051:
5050:
5045:
5035:
5030:
5025:
5020:
5015:
5010:
5005:
5000:
4995:
4990:
4985:
4980:
4975:
4970:
4965:
4960:
4955:
4950:
4944:
4942:
4936:
4935:
4933:
4932:
4927:
4922:
4917:
4912:
4907:
4902:
4901:
4900:
4890:
4885:
4880:
4875:
4870:
4865:
4860:
4855:
4850:
4845:
4839:
4837:
4828:
4822:
4821:
4819:
4818:
4813:
4808:
4803:
4798:
4793:
4788:
4783:
4778:
4773:
4768:
4763:
4758:
4753:
4748:
4743:
4738:
4733:
4728:
4723:
4718:
4713:
4708:
4703:
4698:
4693:
4688:
4683:
4678:
4673:
4668:
4663:
4658:
4653:
4648:
4643:
4638:
4633:
4628:
4623:
4618:
4613:
4608:
4603:
4598:
4593:
4588:
4583:
4578:
4573:
4568:
4563:
4558:
4553:
4552:
4551:
4541:
4536:
4531:
4525:
4523:
4519:
4518:
4515:IEEE standards
4513:
4511:
4510:
4503:
4496:
4488:
4479:
4478:
4475:
4474:
4471:
4470:
4468:
4467:
4462:
4457:
4456:
4455:
4450:
4440:
4439:
4438:
4428:
4423:
4418:
4412:
4410:
4404:
4403:
4401:
4400:
4395:
4390:
4385:
4380:
4375:
4370:
4365:
4359:
4357:
4348:
4340:
4339:
4337:
4336:
4331:
4326:
4321:
4316:
4311:
4305:
4303:
4299:
4298:
4296:
4295:
4290:
4285:
4279:
4277:
4270:
4266:
4265:
4263:
4262:
4257:
4252:
4247:
4242:
4237:
4232:
4227:
4222:
4217:
4212:
4207:
4202:
4197:
4191:
4189:
4185:
4184:
4182:
4181:
4176:
4171:
4166:
4161:
4156:
4151:
4146:
4141:
4136:
4131:
4126:
4121:
4116:
4111:
4106:
4105:
4104:
4094:
4093:
4092:
4087:
4077:
4076:
4075:
4070:
4059:
4057:
4051:
4050:
4048:
4047:
4042:
4037:
4032:
4027:
4026:
4025:
4015:
4010:
4005:
4000:
3995:
3990:
3985:
3984:
3983:
3973:
3968:
3962:
3960:
3956:
3955:
3950:
3948:
3947:
3940:
3933:
3925:
3919:
3918:
3910:
3907:
3906:
3905:
3898:Verilog syntax
3895:
3889:
3883:
3876:
3850:
3847:
3845:
3844:External links
3842:
3840:
3839:
3832:
3817:
3812:
3807:978-1475724646
3806:
3791:
3785:
3765:
3759:
3739:
3733:
3713:
3707:
3686:
3685:
3684:
3678:
3677:
3652:
3627:
3602:
3577:
3570:
3552:
3541:
3525:Verilog — 2001
3515:
3497:
3489:IEEE 1800-2017
3481:
3473:IEEE 1800-2012
3465:
3448:
3425:
3407:
3388:
3346:
3345:
3343:
3340:
3339:
3338:
3332:
3327:
3322:
3317:
3312:
3302:
3292:
3284:
3281:
3280:
3279:
3273:
3268:
3263:
3256:
3253:
3251:
3248:
3239:
3236:
3204:test harnesses
3188:
3185:
3184:
3183:
3180:
3177:
3174:
3167:
3164:
3161:
3158:
3155:
3152:
3149:
3146:
3143:
3140:
3137:
3134:
3131:
3119:
3116:
3108:high impedance
3099:
3096:
3093:
3092:
3089:
3086:
3082:
3081:
3078:
3075:
3071:
3070:
3069:Concatenation
3067:
3064:
3060:
3059:
3053:
3049:
3048:
3042:
3038:
3037:
3032:
3028:
3027:
3022:
3019:
3015:
3014:
3011:
3007:
3006:
3003:
2999:
2998:
2995:
2991:
2990:
2987:
2983:
2982:
2979:
2975:
2974:
2971:
2967:
2966:
2963:
2959:
2958:
2955:
2952:
2948:
2947:
2944:
2940:
2939:
2936:
2932:
2931:
2928:
2924:
2923:
2920:
2916:
2915:
2912:
2908:
2907:
2904:
2901:
2897:
2896:
2893:
2889:
2888:
2887:Reduction XOR
2885:
2881:
2880:
2879:Reduction NOR
2877:
2873:
2872:
2869:
2865:
2864:
2861:
2857:
2856:
2855:Reduction AND
2853:
2850:
2846:
2845:
2842:
2838:
2837:
2834:
2830:
2829:
2826:
2823:
2819:
2818:
2815:
2811:
2810:
2807:
2803:
2802:
2799:
2795:
2794:
2791:
2787:
2786:
2783:
2780:
2776:
2775:
2772:
2769:
2755:
2752:
2750:the #1 delay.
2673:
2667:
2664:
2582:
2556:
2553:
2481:
2379:
2208:
2185:keywords. The
2174:
2171:
2044:
1921:
1842:
1780:
1703:
1470:
1463:
1460:
1459:
1458:
1455:
1452:
1449:
1423:
1420:
1414:. The keyword
1215:
797:
597:
587:
584:
579:
576:
546:The advent of
540:Main article:
537:
534:
510:
507:
487:
484:
444:
441:
409:
406:
404:
401:
385:photo mask set
311:case-sensitive
272:
269:
216:
215:
214:
213:
199:
198:
192:
191:
187:
186:
168:
167:
163:
162:
156:
155:
149:
148:
143:
139:
138:
132:
126:
125:
116:
110:
109:
106:
105:
92:
90:
88:Stable release
84:
83:
80:
79:
69:
65:
64:
59:
53:
52:
42:
36:
35:
30:
15:
13:
10:
9:
6:
4:
3:
2:
5874:
5873:
5862:
5859:
5857:
5854:
5852:
5849:
5847:
5846:IEC standards
5844:
5842:
5839:
5837:
5834:
5833:
5831:
5816:
5813:
5811:
5808:
5806:
5803:
5802:
5799:
5793:
5790:
5788:
5785:
5783:
5780:
5778:
5775:
5773:
5770:
5768:
5765:
5763:
5760:
5759:
5757:
5753:
5747:
5744:
5742:
5739:
5737:
5734:
5732:
5729:
5727:
5724:
5723:
5721:
5717:
5707:
5704:
5702:
5699:
5697:
5694:
5692:
5689:
5687:
5684:
5682:
5679:
5677:
5674:
5672:
5669:
5667:
5664:
5662:
5659:
5657:
5654:
5651:
5647:
5644:
5642:
5639:
5637:
5634:
5631:
5627:
5624:
5623:
5621:
5619:
5615:
5608:
5604:
5603:
5599:
5596:
5593:
5590:
5587:
5584:
5580:
5579:
5575:
5572:
5569:
5567:
5564:
5561:
5558:
5556:
5553:
5550:
5546:
5545:
5541:
5538:
5535:
5533:
5530:
5528:
5525:
5523:
5520:
5518:
5515:
5512:
5509:
5505:
5502:
5499:
5495:
5494:
5490:
5487:
5485:
5482:
5480:
5477:
5475:
5472:
5470:
5467:
5465:
5462:
5460:
5457:
5455:
5452:
5450:
5447:
5444:
5440:
5439:
5435:
5433:
5430:
5428:
5425:
5423:
5420:
5418:
5415:
5413:
5410:
5408:
5405:
5403:
5400:
5398:
5395:
5393:
5390:
5388:
5385:
5383:
5380:
5378:
5375:
5373:
5370:
5369:
5367:
5364:
5359:
5355:
5349:
5346:
5344:
5341:
5339:
5336:
5334:
5331:
5329:
5326:
5324:
5321:
5319:
5316:
5314:
5311:
5309:
5306:
5304:
5301:
5299:
5296:
5294:
5291:
5289:
5286:
5284:
5281:
5279:
5276:
5274:
5271:
5269:
5266:
5264:
5261:
5259:
5256:
5254:
5251:
5249:
5246:
5244:
5241:
5239:
5236:
5234:
5231:
5229:
5226:
5224:
5221:
5219:
5216:
5214:
5211:
5209:
5206:
5204:
5203:
5199:
5197:
5194:
5192:
5189:
5187:
5184:
5182:
5179:
5177:
5176:
5172:
5170:
5167:
5165:
5162:
5160:
5157:
5155:
5152:
5150:
5149:
5145:
5143:
5140:
5138:
5135:
5133:
5130:
5128:
5125:
5123:
5120:
5118:
5115:
5113:
5110:
5108:
5105:
5103:
5100:
5098:
5095:
5093:
5090:
5088:
5085:
5083:
5080:
5078:
5075:
5073:
5070:
5069:
5067:
5064:
5059:
5055:
5049:
5046:
5043:
5039:
5036:
5034:
5031:
5029:
5026:
5024:
5021:
5019:
5016:
5014:
5011:
5009:
5006:
5004:
5001:
4999:
4996:
4994:
4991:
4989:
4986:
4984:
4981:
4979:
4976:
4974:
4971:
4969:
4966:
4964:
4961:
4959:
4956:
4954:
4951:
4949:
4946:
4945:
4943:
4941:
4937:
4931:
4928:
4926:
4923:
4921:
4918:
4916:
4913:
4911:
4908:
4906:
4903:
4899:
4898:WiMAX · d · e
4896:
4895:
4894:
4891:
4889:
4886:
4884:
4881:
4879:
4876:
4874:
4871:
4869:
4866:
4864:
4861:
4859:
4856:
4854:
4851:
4849:
4846:
4844:
4841:
4840:
4838:
4836:
4832:
4829:
4827:
4823:
4817:
4814:
4812:
4809:
4807:
4804:
4802:
4799:
4797:
4794:
4792:
4789:
4787:
4784:
4782:
4779:
4777:
4774:
4772:
4769:
4767:
4764:
4762:
4759:
4757:
4754:
4752:
4749:
4747:
4744:
4742:
4739:
4737:
4734:
4732:
4729:
4727:
4724:
4722:
4719:
4717:
4714:
4712:
4709:
4707:
4704:
4702:
4699:
4697:
4694:
4692:
4689:
4687:
4684:
4682:
4679:
4677:
4674:
4672:
4669:
4667:
4664:
4662:
4659:
4657:
4654:
4652:
4649:
4647:
4644:
4642:
4639:
4637:
4634:
4632:
4629:
4627:
4624:
4622:
4619:
4617:
4614:
4612:
4609:
4607:
4604:
4602:
4599:
4597:
4594:
4592:
4589:
4587:
4584:
4582:
4579:
4577:
4574:
4572:
4569:
4567:
4564:
4562:
4559:
4557:
4554:
4550:
4547:
4546:
4545:
4542:
4540:
4537:
4535:
4532:
4530:
4527:
4526:
4524:
4520:
4516:
4509:
4504:
4502:
4497:
4495:
4490:
4489:
4486:
4466:
4463:
4461:
4458:
4454:
4451:
4449:
4446:
4445:
4444:
4441:
4437:
4434:
4433:
4432:
4429:
4427:
4424:
4422:
4421:LatticeMico32
4419:
4417:
4414:
4413:
4411:
4409:
4405:
4399:
4396:
4394:
4391:
4389:
4386:
4384:
4381:
4379:
4376:
4374:
4371:
4369:
4366:
4364:
4361:
4360:
4358:
4356:
4352:
4349:
4347:
4341:
4335:
4332:
4330:
4327:
4325:
4322:
4320:
4317:
4315:
4312:
4310:
4307:
4306:
4304:
4300:
4294:
4291:
4289:
4286:
4284:
4281:
4280:
4278:
4274:
4271:
4267:
4261:
4258:
4256:
4253:
4251:
4248:
4246:
4243:
4241:
4238:
4236:
4233:
4231:
4228:
4226:
4223:
4221:
4218:
4216:
4213:
4211:
4208:
4206:
4203:
4201:
4198:
4196:
4193:
4192:
4190:
4186:
4180:
4177:
4175:
4172:
4170:
4167:
4165:
4162:
4160:
4157:
4155:
4152:
4150:
4147:
4145:
4142:
4140:
4137:
4135:
4132:
4130:
4127:
4125:
4122:
4120:
4117:
4115:
4112:
4110:
4107:
4103:
4100:
4099:
4098:
4097:SystemVerilog
4095:
4091:
4088:
4086:
4083:
4082:
4081:
4078:
4074:
4071:
4069:
4066:
4065:
4064:
4061:
4060:
4058:
4056:
4052:
4046:
4043:
4041:
4038:
4036:
4033:
4031:
4028:
4024:
4021:
4020:
4019:
4016:
4014:
4011:
4009:
4006:
4004:
4001:
3999:
3996:
3994:
3991:
3989:
3986:
3982:
3979:
3978:
3977:
3974:
3972:
3969:
3967:
3964:
3963:
3961:
3957:
3953:
3946:
3941:
3939:
3934:
3932:
3927:
3926:
3923:
3916:
3915:Verilog AUTOs
3913:
3912:
3908:
3903:
3899:
3896:
3893:
3890:
3887:
3884:
3879:
3873:
3869:
3865:
3861:
3857:
3853:
3852:
3848:
3843:
3835:
3829:
3825:
3824:
3818:
3816:
3813:
3809:
3803:
3799:
3798:
3792:
3788:
3782:
3778:
3774:
3770:
3766:
3762:
3760:2-8318-7675-3
3756:
3752:
3748:
3744:
3740:
3736:
3734:0-7381-2826-0
3730:
3726:
3722:
3718:
3714:
3710:
3708:0-7381-4850-4
3704:
3700:
3696:
3692:
3688:
3687:
3682:
3681:
3662:
3656:
3653:
3637:
3631:
3628:
3612:
3606:
3603:
3587:
3581:
3578:
3573:
3567:
3563:
3556:
3553:
3549:
3544:
3538:
3534:
3530:
3526:
3519:
3516:
3508:
3501:
3498:
3494:
3490:
3485:
3482:
3478:
3474:
3469:
3466:
3458:
3452:
3449:
3444:
3440:
3436:
3429:
3426:
3421:
3417:
3411:
3408:
3404:
3400:
3395:
3393:
3389:
3384:
3380:
3375:
3370:
3366:
3362:
3358:
3351:
3348:
3341:
3336:
3333:
3331:
3328:
3326:
3323:
3321:
3318:
3316:
3315:SystemVerilog
3313:
3310:
3306:
3303:
3300:
3296:
3293:
3290:
3287:
3286:
3282:
3277:
3274:
3272:
3269:
3267:
3264:
3262:
3259:
3258:
3254:
3249:
3247:
3245:
3237:
3235:
3224:tf_getlongp()
3220:tf_putlongp()
3217:
3213:
3209:
3205:
3200:
3198:
3194:
3186:
3181:
3178:
3175:
3172:
3168:
3165:
3162:
3159:
3156:
3153:
3150:
3147:
3144:
3141:
3138:
3135:
3132:
3129:
3128:
3127:
3125:
3117:
3115:
3113:
3109:
3105:
3097:
3090:
3087:
3084:
3083:
3079:
3076:
3073:
3072:
3068:
3065:
3063:Concatenation
3062:
3061:
3057:
3054:
3051:
3050:
3046:
3043:
3040:
3039:
3036:
3033:
3030:
3029:
3026:
3023:
3020:
3016:
3012:
3009:
3008:
3004:
3001:
3000:
2996:
2993:
2992:
2988:
2985:
2984:
2980:
2977:
2976:
2972:
2969:
2968:
2964:
2961:
2960:
2957:Greater than
2956:
2953:
2949:
2945:
2942:
2941:
2937:
2934:
2933:
2929:
2926:
2925:
2921:
2918:
2917:
2913:
2910:
2909:
2905:
2902:
2898:
2894:
2891:
2890:
2886:
2883:
2882:
2878:
2875:
2874:
2871:Reduction OR
2870:
2867:
2866:
2862:
2859:
2858:
2854:
2851:
2847:
2843:
2840:
2839:
2835:
2832:
2831:
2827:
2824:
2820:
2817:Bitwise XNOR
2816:
2813:
2812:
2808:
2805:
2804:
2800:
2797:
2796:
2792:
2789:
2788:
2784:
2781:
2777:
2773:
2770:
2768:Operator type
2767:
2766:
2763:
2761:
2753:
2751:
2671:
2665:
2663:
2660:
2641:"C"
2611:"B"
2596:"A"
2580:
2578:
2574:
2570:
2566:
2562:
2554:
2479:
2477:
2472:
2470:
2466:
2461:
2459:
2458:while(1) {..}
2455:
2377:
2375:
2371:
2206:
2204:
2200:
2196:
2192:
2188:
2184:
2180:
2172:
2170:
2042:
2039:
2035:
1919:
1840:
1837:
1835:
1831:
1827:
1823:
1822:rule of thumb
1778:
1776:
1701:
1699:
1468:
1461:
1456:
1453:
1450:
1447:
1446:
1445:
1442:
1440:
1436:
1432:
1431:Width in bits
1427:
1421:
1419:
1417:
1413:
1409:
1404:
1402:
1398:
1394:
1390:
1386:
1382:
1378:
1374:
1370:
1366:
1213:
795:
793:
788:
769:
595:
593:
585:
583:
577:
575:
572:
567:
565:
561:
557:
553:
549:
543:
542:SystemVerilog
536:SystemVerilog
535:
533:
531:
526:
524:
520:
516:
515:SystemVerilog
508:
506:
504:
499:
495:
493:
485:
483:
481:
477:
473:
468:
466:
462:
458:
454:
450:
442:
440:
437:
435:
431:
427:
423:
419:
415:
407:
402:
400:
398:
394:
390:
386:
382:
378:
374:
370:
366:
365:synthesizable
361:
357:
355:
351:
347:
343:
339:
335:
330:
327:
323:
320:
316:
312:
308:
304:
299:
297:
293:
289:
285:
281:
278:
270:
268:
266:
265:SystemVerilog
262:
258:
254:
250:
246:
242:
238:
234:
230:
226:
222:
211:
207:
203:
202:
200:
197:
196:SystemVerilog
193:
188:
185:
181:
177:
173:
169:
166:Influenced by
164:
161:
157:
154:
150:
147:
144:
140:
137:
133:
131:
127:
124:
120:
117:
115:
111:
107:
91:
89:
85:
81:
70:
66:
63:
60:
58:
54:
50:
46:
43:
41:
37:
34:
31:
29:
25:
19:
5804:
5786:
5600:
5576:
5542:
5491:
5436:
5200:
5173:
5146:
4378:LatticeMico8
4368:ARM Cortex-M
4344:Intellectual
4062:
3859:
3822:
3796:
3768:
3742:
3716:
3690:
3668:. Retrieved
3655:
3643:. Retrieved
3630:
3618:. Retrieved
3605:
3593:. Retrieved
3580:
3561:
3555:
3546:
3524:
3518:
3500:
3484:
3468:
3451:
3434:
3428:
3419:
3410:
3364:
3360:
3350:
3241:
3201:
3190:
3123:
3121:
3118:System tasks
3101:
3091:Conditional
3052:<<<
3041:>>>
2914:Subtraction
2809:Bitwise XOR
2793:Bitwise AND
2759:
2757:
2748:
2669:
2661:
2657:
2576:
2572:
2568:
2564:
2560:
2558:
2475:
2473:
2468:
2464:
2462:
2457:
2453:
2451:
2373:
2369:
2367:
2202:
2198:
2194:
2190:
2186:
2182:
2178:
2176:
2167:
2040:
2036:
2034:violations.
2032:
1917:
1838:
1833:
1829:
1825:
1819:
1772:
1695:
1465:
1443:
1438:
1434:
1430:
1428:
1425:
1415:
1411:
1407:
1405:
1400:
1396:
1392:
1388:
1384:
1380:
1376:
1372:
1368:
1364:
1362:
1211:
789:
770:
762:
589:
581:
568:
545:
527:
519:Verilog 2005
518:
512:
509:Verilog 2005
500:
496:
489:
486:Verilog 2001
469:
446:
438:
411:
395:file for an
362:
358:
337:
331:
319:control flow
315:preprocessor
300:
274:
228:
225:standardized
220:
219:
212:at Wikibooks
18:
5377:legacy mode
4408:Open-source
4355:Proprietary
4164:Flow to HDL
3981:Logic block
3670:25 November
3645:25 November
3620:12 November
3595:12 November
3548:procedures.
3299:Verilog-AMS
3085:Conditional
3074:Replication
2801:Bitwise OR
2210://Examples:
1435:base letter
790:An example
530:Verilog-AMS
480:Verilog-AMS
418:Phil Moorby
414:Prabhu Goel
249:abstraction
160:Verilog-AMS
49:Phil Moorby
45:Prabhu Goel
5830:Categories
5755:Superseded
4826:802 series
4383:MicroBlaze
4334:Simulators
4314:Xilinx ISE
3892:IEEE P1800
3886:IEEE P1364
3342:References
3234:are used.
3193:deprecated
2965:Less than
2951:Relational
2900:Arithmetic
2833:&&
1824:is to use
1444:Examples:
1183:&&
1072:&&
592:flip-flops
556:e language
443:Verilog-95
346:concurrent
190:Influenced
100:2023-12-06
33:Structured
5630:Bluetooth
4453:Microwatt
4448:Libre-SOC
4443:Power ISA
4426:OpenCores
4388:PicoBlaze
4195:Accellera
4188:Companies
4055:Languages
3443:696254754
3295:Verilog-A
3232:tf_getp()
3228:tf_putp()
3216:debuggers
3112:IEEE 1164
2938:Division
2906:Addition
2849:Reduction
2754:Operators
2720:$ display
2561:fork/join
2555:Fork/join
2471:keyword.
1775:flip-flop
1747:latch_out
1711:latch_out
1433:>'<
1207:endmodule
874:parameter
859:parameter
758:endmodule
594:follows:
564:Accellera
472:Verilog-A
461:Accellera
422:S.Y.H. Su
408:Beginning
393:bitstream
229:IEEE 1364
57:Developer
5805:See also
5762:754-1985
5719:Proposed
5063:Ethernet
4549:Revision
4431:OpenRISC
4346:property
4324:ModelSim
4302:Software
4276:Hardware
4269:Products
4255:Synopsys
4225:Infineon
4200:Achronix
4159:C to HDL
4154:OpenVera
4119:Handel-C
3959:Concepts
3771:. 1996.
3745:. 2004.
3719:. 2001.
3693:. 2006.
3420:EE Times
3383:27034378
3320:OpenVera
3250:See also
3088:? :
3031:<<
3021:>>
2892:~^ or ^~
2814:~^ or ^~
2181:and the
1437:><
602:toplevel
571:superset
560:Synopsys
552:OpenVera
550:such as
322:keywords
277:software
271:Overview
153:Dialects
28:Paradigm
5746:P1906.1
5607:Wi-Fi 8
5583:Wi-Fi 7
5549:Wi-Fi 6
5498:Wi-Fi 5
5443:Wi-Fi 4
4522:Current
4398:Nios II
4288:Stratix
4250:Siemens
4235:Lattice
4220:Cadence
4109:SystemC
4063:Verilog
3361:Science
3305:SystemC
2822:Logical
2779:Bitwise
2705:initial
2690:initial
2675:initial
2635:$ write
2605:$ write
2590:$ write
2584:initial
2486:forever
2483:initial
2469:forever
2465:initial
2342:posedge
2213:initial
2199:initial
2191:initial
2183:initial
2130:posedge
2055:posedge
1956:posedge
1947:posedge
1938:posedge
1868:posedge
1859:posedge
1834:negedge
1830:posedge
1797:posedge
1610:endcase
1592:'b1
1571:'b0
1153:'b1
1129:'b0
1054:'b0
1012:posedge
1003:posedge
792:counter
674:posedge
665:posedge
586:Example
476:Spectre
403:History
387:for an
373:netlist
243:at the
231:, is a
221:Verilog
184:Fortran
142:Website
98: (
73: (
22:Verilog
5650:Zigbee
5618:802.15
5358:802.11
4596:1149.1
4460:RISC-V
4319:Vivado
4293:Virtex
4179:Chisel
4139:PALASM
4023:Xputer
3874:
3830:
3804:
3783:
3757:
3731:
3705:
3568:
3539:
3495:, 2017
3479:, 2012
3441:
3405:, 2023
3381:
3335:Chisel
3077:{n{m}}
2860:~&
2476:always
2454:always
2381:always
2374:@(...)
2370:always
2336:always
2264:always
2203:always
2195:always
2187:always
2179:always
2124:always
2049:always
1932:always
1853:always
1791:always
1717:always
1631:always
1529:always
1487:assign
1439:number
1365:always
1259:always
1195:length
1168:assign
1099:length
994:always
940:output
931:output
877:length
802:Div20x
799:module
656:always
599:module
172:Pascal
119:Static
5741:P1823
5736:P1699
5731:P1619
5726:P1363
5508:WiGig
5372:-1997
5363:Wi-Fi
5072:-1983
5058:802.3
4940:802.1
4816:42010
4811:29148
4806:16326
4801:16085
4796:14764
4791:12207
4786:11073
4230:Intel
4210:Aldec
4169:MyHDL
4090:VITAL
3683:Notes
3664:(PDF)
3639:(PDF)
3614:(PDF)
3589:(PDF)
3510:(PDF)
3460:(PDF)
3278:(VPI)
3210:of a
3018:Shift
2978:<=
2970:>=
2852:&
2790:&
2708:begin
2620:begin
2492:begin
2384:begin
2357:<=
2285:begin
2216:begin
2154:<=
2094:<=
2079:<=
2022:<=
2007:<=
1980:<=
1971:reset
1950:reset
1907:<=
1892:<=
1883:reset
1871:reset
1826:<=
1809:<=
1553:begin
1441:>
1397:c ^ e
1289:&
1277:begin
1189:count
1144:count
1141:<=
1138:count
1114:<=
1111:count
1093:count
1084:begin
1039:<=
1036:count
952:count
934:count
922:input
913:input
901:input
889:input
832:count
785:<=
765:<=
749:flop1
746:<=
743:flop2
737:flop2
734:<=
731:flop1
728:begin
713:<=
710:flop2
701:<=
698:flop1
695:begin
689:reset
677:clock
668:reset
650:flop2
641:flop1
632:reset
629:input
623:clock
620:input
614:reset
608:clock
391:or a
5792:1471
5787:1364
5782:1362
5777:1233
5772:1219
5042:LACP
4781:2050
4776:2030
4771:1905
4766:1904
4761:1902
4756:1901
4751:1900
4746:1855
4741:1850
4736:1849
4731:1815
4726:1801
4721:1800
4716:1733
4711:1722
4706:1685
4701:1675
4696:1667
4691:1666
4686:1619
4681:1613
4676:1603
4671:1596
4666:1588
4661:1584
4656:1547
4651:1541
4646:1516
4641:1497
4636:1451
4631:1394
4626:1355
4621:1284
4616:1278
4611:1275
4606:1164
4601:1154
4591:1076
4586:1016
4581:1014
4576:1003
4436:1200
4393:Nios
4373:LEON
4174:ELLA
4149:CUPL
4144:ABEL
4124:Lola
4114:AHDL
4080:VHDL
4013:PSoC
3993:EPLD
3988:CPLD
3976:FPGA
3966:ASIC
3872:ISBN
3828:ISBN
3802:ISBN
3781:ISBN
3755:ISBN
3729:ISBN
3703:ISBN
3672:2023
3647:2023
3622:2023
3597:2023
3566:ISBN
3537:ISBN
3493:IEEE
3477:IEEE
3439:OCLC
3403:IEEE
3379:PMID
3297:and
3289:VHDL
3230:and
3222:and
3066:{, }
2962:<
2954:>
2836:AND
2828:NOT
2653:join
2587:fork
2577:join
2575:and
2573:fork
2569:join
2565:fork
2559:The
2452:The
2312:else
2145:gate
2088:else
2070:gate
2016:else
1989:else
1901:else
1773:The
1741:gate
1723:gate
1679:else
1556:case
1478:wire
1429:<
1412:wire
1363:The
1247:wire
1135:else
1120:size
1060:else
1045:size
970:wire
862:size
763:The
725:else
523:IEEE
492:IEEE
465:IEEE
449:VHDL
397:FPGA
389:ASIC
381:VLSI
377:FPGA
255:and
134:.v,
123:weak
75:1984
71:1984
62:IEEE
5767:830
5691:.4z
5686:.4g
5681:.4f
5676:.4e
5671:.4d
5666:.4c
5661:.4b
5656:.4a
4983:Qbb
4978:Qaz
4973:Qay
4968:Qat
4963:Qav
4930:.24
4925:.22
4920:.21
4915:.20
4910:.18
4905:.17
4893:.16
4888:.14
4883:.12
4878:.10
4835:802
4571:896
4566:829
4561:828
4556:854
4544:754
4539:730
4534:693
4529:488
4465:Zet
4416:JOP
4363:ARC
4329:VTR
4283:iCE
4245:NXP
4215:Arm
4205:AMD
4134:UPF
4129:PSL
4102:DPI
4085:AMS
4073:AMS
4008:GAL
4003:PAL
3998:PLA
3971:SoC
3864:doi
3773:doi
3747:doi
3721:doi
3695:doi
3529:doi
3369:doi
3365:352
3309:HDL
3010:!==
3002:===
2844:OR
2760:not
2744:end
2650:end
2549:end
2522:clk
2495:clk
2444:end
2417:clk
2390:clk
2330:end
2261:end
2133:clk
2058:clk
1998:set
1959:set
1941:clk
1923:reg
1862:clk
1844:reg
1832:or
1800:clk
1782:reg
1753:din
1729:din
1708:reg
1682:out
1667:out
1661:sel
1649:sel
1625:out
1622:reg
1613:end
1598:out
1577:out
1562:sel
1547:sel
1523:out
1520:reg
1496:sel
1490:out
1481:out
1416:reg
1408:reg
1371:or
1358:end
1256:...
1220:reg
1217:...
1204:));
1180:cet
1159:end
1132:}};
1075:cep
1069:cet
1057:}};
1027:rst
1015:rst
1006:clk
949:reg
925:cep
916:cet
904:clk
892:rst
826:cep
820:cet
814:clk
808:rst
755:end
722:end
647:reg
638:reg
503:EDA
399:).
379:or
247:of
227:as
176:Ada
136:.vh
5832::
5706:.7
5701:.6
5696:.5
5646:.4
5641:.3
5636:.2
5626:.1
5602:bn
5597:bk
5594:bi
5591:bh
5588:bf
5578:be
5573:bd
5570:bc
5566:bb
5562:ba
5559:az
5555:ay
5544:ax
5539:aq
5536:ak
5532:aj
5527:ai
5522:ah
5517:af
5513:ae
5504:ad
5493:ac
5488:aa
5348:df
5343:de
5338:dd
5333:db
5328:da
5323:cz
5318:cy
5313:cx
5308:cw
5303:cv
5298:cu
5293:ct
5288:cs
5283:cr
5278:cq
5273:cp
5268:cn
5263:cm
5258:ck
5253:ch
5248:cg
5243:ce
5238:cd
5233:cc
5228:cb
5223:ca
5218:bz
5213:by
5208:bu
5202:bt
5196:ba
5191:az
5186:av
5181:au
5175:at
5169:aq
5164:an
5159:ak
5154:ah
5148:af
5142:ae
5137:ad
5132:ac
5127:ab
5048:BA
5038:AX
5033:AS
5028:aq
5023:ak
5018:ah
5013:ag
5008:AE
5003:ad
4998:AB
4873:.9
4868:.8
4863:.7
4858:.6
4853:.5
4848:.4
4843:.2
3870:.
3858:.
3779:.
3753:.
3727:.
3701:.
3545:.
3535:.
3491:,
3475:,
3418:.
3401:,
3391:^
3377:.
3363:.
3359:.
3246:.
3214:,
3206:,
3124:$
2994:!=
2986:==
2943:**
2876:~|
2841:||
2741:);
2644:);
2614:);
2599:);
2579:.
2339:@(
2288:if
2273:or
2267:@(
2139:if
2127:@(
2121://
2064:if
2052:@(
1992:if
1965:if
1953:or
1944:or
1935:@(
1877:if
1865:or
1856:@(
1794:@(
1735:if
1726:or
1720:@(
1655:if
1646:or
1640:or
1634:@(
1544:or
1538:or
1532:@(
1268:or
1262:@(
1192:==
1171:tc
1096:==
1087:if
1063:if
1021:if
1009:or
973:tc
943:tc
883:20
841:);
838:tc
683:if
671:or
617:);
517:,
416:,
356:.
298:.
223:,
182:,
178:,
174:,
121:,
47:,
5652:)
5648:(
5632:)
5628:(
5609:)
5605:(
5585:)
5581:(
5551:)
5547:(
5510:)
5506:(
5500:)
5496:(
5484:z
5479:y
5474:w
5469:v
5464:u
5459:s
5454:r
5449:p
5445:)
5441:(
5438:n
5432:k
5427:j
5422:i
5417:h
5412:g
5407:f
5402:e
5397:d
5392:c
5387:b
5382:a
5365:)
5361:(
5122:z
5117:y
5112:x
5107:u
5102:j
5097:i
5092:e
5087:d
5082:b
5077:a
5065:)
5061:(
5044:)
5040:(
4993:X
4988:w
4958:Q
4953:p
4948:D
4507:e
4500:t
4493:v
4068:A
3944:e
3937:t
3930:v
3880:.
3866::
3836:.
3810:.
3789:.
3775::
3763:.
3749::
3737:.
3723::
3711:.
3697::
3674:.
3649:.
3624:.
3599:.
3574:.
3531::
3445:.
3385:.
3371::
2935:/
2927:*
2919:-
2911:-
2903:+
2884:^
2868:|
2825:!
2806:^
2798:|
2782:~
2738:b
2735:,
2732:a
2729:,
2723:(
2717:;
2714:1
2711:#
2702:;
2699:a
2696:=
2693:b
2687:;
2684:0
2681:=
2678:a
2638:(
2629:;
2626:1
2623:#
2608:(
2593:(
2543:;
2540:1
2537:#
2531:;
2528:1
2525:=
2516:;
2513:1
2510:#
2504:;
2501:0
2498:=
2438:;
2435:1
2432:#
2426:;
2423:1
2420:=
2411:;
2408:1
2405:#
2399:;
2396:0
2393:=
2363:;
2360:b
2354:a
2348:)
2345:a
2327:;
2324:b
2321:~
2318:=
2315:d
2309:;
2306:b
2303:=
2300:c
2297:)
2294:a
2291:(
2279:)
2276:b
2270:a
2255:;
2252:a
2249:=
2246:b
2240:;
2237:1
2234:#
2228:;
2225:1
2222:=
2219:a
2160:;
2157:d
2151:q
2148:)
2142:(
2136:)
2100:;
2097:q
2091:q
2085:;
2082:d
2076:q
2073:)
2067:(
2061:)
2028:;
2025:d
2019:q
2013:;
2010:1
2004:q
2001:)
1995:(
1986:;
1983:0
1977:q
1974:)
1968:(
1962:)
1929:;
1926:q
1913:;
1910:d
1904:q
1898:;
1895:0
1889:q
1886:)
1880:(
1874:)
1850:;
1847:q
1815:;
1812:d
1806:q
1803:)
1788:;
1785:q
1756:;
1750:=
1744:)
1738:(
1732:)
1714:;
1691:;
1688:b
1685:=
1676:;
1673:a
1670:=
1664:)
1658:(
1652:)
1643:b
1637:a
1628:;
1607:;
1604:a
1601:=
1595::
1589:1
1586:;
1583:b
1580:=
1574::
1568:1
1565:)
1559:(
1550:)
1541:b
1535:a
1526:;
1511:;
1508:b
1505::
1502:a
1499:?
1493:=
1484:;
1401:d
1393:b
1389:c
1385:a
1381:b
1377:a
1373:e
1369:b
1355:;
1352:e
1349:^
1346:c
1343:6
1340:#
1337:=
1334:d
1331:;
1328:b
1325:=
1322:c
1319:5
1316:#
1313:;
1310:b
1307:|
1304:a
1301:=
1298:b
1295:;
1292:e
1286:b
1283:=
1280:a
1274:)
1271:e
1265:b
1253:;
1250:e
1244:;
1241:d
1238:,
1235:c
1232:,
1229:b
1226:,
1223:a
1201:1
1198:-
1186:(
1177:(
1174:=
1156:;
1150:1
1147:+
1126:1
1123:{
1117:{
1108:)
1105:1
1102:-
1090:(
1078:)
1066:(
1051:1
1048:{
1042:{
1030:)
1024:(
1018:)
1000:(
997:@
976:;
955:;
946:;
937:;
928:;
919:;
907:;
895:;
886:;
880:=
871:;
868:5
865:=
835:,
829:,
823:,
817:,
811:,
805:(
781:=
777:=
773:=
752:;
740:;
719:;
716:1
707:;
704:0
692:)
686:(
680:)
662:(
659:@
653:;
644:;
635:;
626:;
611:,
605:(
521:(
180:C
102:)
77:)
Text is available under the Creative Commons Attribution-ShareAlike License. Additional terms may apply.
