165:
359:
63:
22:
251:'s K7 and K8 family processors, as well as the Itanium architecture implement a machine check architecture that provides a mechanism for detecting and reporting hardware (machine) errors, such as: system bus errors,
316:
400:
288:
80:
35:
127:
294:
99:
393:
200:
146:
49:
106:
429:
41:
419:
252:
84:
113:
386:
260:
95:
267:) that are used to set up machine checking and additional banks of MSRs used for recording errors that are detected.
73:
424:
276:
264:
318:
Intel® 64 and IA-32 Architectures
Software Developer's Manual Volume 3B: System Programming Guide, Part 2
120:
339:
366:
282:
370:
238:
178:
Please help update this article to reflect recent events or newly available information.
358:
413:
62:
256:
214:
322:
244:
226:
248:
234:
230:
158:
56:
15:
263:
errors. It consists of a set of model-specific registers (
344:
374:
87:. Unsourced material may be challenged and removed.
345:Linux x86 daemon for processing of machine checks
394:
8:
289:Reliability, availability and serviceability
50:Learn how and when to remove these messages
401:
387:
201:Learn how and when to remove this message
147:Learn how and when to remove this message
307:
247:'s P6 and Pentium 4 family processors,
7:
355:
353:
340:Microsoft's article on Itanium's MCA
85:adding citations to reliable sources
295:Windows Hardware Error Architecture
373:. You can help Knowledge (XXG) by
14:
31:This article has multiple issues.
357:
163:
61:
20:
237:reports hardware errors to the
72:needs additional citations for
39:or discuss these issues on the
315:"Machine Check Architecture".
1:
261:translation lookaside buffer
96:"Machine Check Architecture"
325:Corporation. November 2018.
446:
352:
219:Machine Check Architecture
172:This article needs to be
430:Computer hardware stubs
277:Machine-check exception
255:errors, parity errors,
233:mechanism in which the
420:Computer architecture
81:improve this article
382:
381:
367:computer hardware
283:High availability
211:
210:
203:
193:
192:
157:
156:
149:
131:
54:
437:
425:X86 architecture
403:
396:
389:
361:
354:
327:
326:
312:
239:operating system
206:
199:
188:
185:
179:
167:
166:
159:
152:
145:
141:
138:
132:
130:
89:
65:
57:
46:
24:
23:
16:
445:
444:
440:
439:
438:
436:
435:
434:
410:
409:
408:
407:
350:
336:
331:
330:
314:
313:
309:
304:
273:
207:
196:
195:
194:
189:
183:
180:
177:
168:
164:
153:
142:
136:
133:
90:
88:
78:
66:
25:
21:
12:
11:
5:
443:
441:
433:
432:
427:
422:
412:
411:
406:
405:
398:
391:
383:
380:
379:
362:
348:
347:
342:
335:
334:External links
332:
329:
328:
306:
305:
303:
300:
299:
298:
292:
286:
280:
272:
269:
209:
208:
191:
190:
171:
169:
162:
155:
154:
69:
67:
60:
55:
29:
28:
26:
19:
13:
10:
9:
6:
4:
3:
2:
442:
431:
428:
426:
423:
421:
418:
417:
415:
404:
399:
397:
392:
390:
385:
384:
378:
376:
372:
369:article is a
368:
363:
360:
356:
351:
346:
343:
341:
338:
337:
333:
324:
320:
319:
311:
308:
301:
296:
293:
290:
287:
284:
281:
278:
275:
274:
270:
268:
266:
262:
258:
254:
250:
246:
242:
240:
236:
232:
228:
224:
220:
216:
205:
202:
187:
184:February 2014
175:
170:
161:
160:
151:
148:
140:
137:December 2007
129:
126:
122:
119:
115:
112:
108:
105:
101:
98: –
97:
93:
92:Find sources:
86:
82:
76:
75:
70:This article
68:
64:
59:
58:
53:
51:
44:
43:
38:
37:
32:
27:
18:
17:
375:expanding it
364:
349:
317:
310:
259:errors, and
243:
222:
218:
212:
197:
181:
173:
143:
134:
124:
117:
110:
103:
91:
79:Please help
74:verification
71:
47:
40:
34:
33:Please help
30:
414:Categories
302:References
107:newspapers
36:improve it
215:computing
42:talk page
271:See also
225:) is an
174:updated
121:scholar
297:(WHEA)
123:
116:
109:
102:
94:
365:This
323:Intel
291:(RAS)
279:(MCE)
257:cache
245:Intel
227:Intel
128:JSTOR
114:books
371:stub
285:(HA)
265:MSRs
229:and
100:news
253:ECC
249:AMD
235:CPU
231:AMD
223:MCA
213:In
83:by
416::
321:.
241:.
217:,
45:.
402:e
395:t
388:v
377:.
221:(
204:)
198:(
186:)
182:(
176:.
150:)
144:(
139:)
135:(
125:·
118:·
111:·
104:·
77:.
52:)
48:(
Text is available under the Creative Commons Attribution-ShareAlike License. Additional terms may apply.
