1883:
a selected I/O device into memory and then transfer control to the read-in code. The data switches 8-15 were used to tell the boot ROM which I/O channel to boot from. If switch 0 was off, the boot ROM would assume the device was a polled device (e.g., the paper tape reader) and run a polled input loop until 512 bytes had been read. If switch 0 was on, the boot ROM assumed the device was a DMA-capable device and it initiated a DMA data transfer. The boot ROM was not smart enough to position the device prior to initiating the transfer. This was a problem when rebooting after a crash; if the boot device was a disk drive, its heads had likely been left on a random cylinder. They had to be repositioned to cylinder 0, where RDOS wrote the first-level boot block, in order for the boot sequence to work. Conventionally this was done by cycling the drive through its load sequence, but users who got frustrated with the wait time (up to 5 minutes depending on the drive model) learned how to input from the front panel a drive "recalibrate" I/O code and single-step the CPU through it, an operation that took an experienced user only a few seconds.
1823:
then perform an INTA instruction to discover the channel number of the interrupting device. This worked by raising an "acknowledge" signal on the backplane. The acknowledge signal was wired in a daisy-chain format across the backplane, such that it looped through each board on the bus. Any device requesting an interrupt was expected to block the further propagation of the acknowledge signal down the bus, so that if two or more devices had pending interrupts simultaneously, only the first one would see the acknowledge signal. That device then responded by placing its channel number on the data lines on the bus. This meant that, in the case of simultaneous interrupt requests, the device that had priority was determined by which one was physically closest to the CPU in the card cage.
1677:
registers, and to send one of three signals to the device, referred to as "start", "clear", and "pulse". In general, sending a start signal initiated an I/O operation that had been set up by loading values into the A/B/C registers. The clear signal halted an I/O operation and cleared any resulting interrupt. The pulse signal was used to initiate ancillary operations on complex subsystems, such as seek operations on disk drives. Polled devices usually moved data directly between the device and the A register. DMA devices generally used the A register to specify the memory address, the B register to specify the number of words to be transferred, and the C register for control flags. Channel 63 referred to the CPU itself and was used for various special functions.
1839:
amount of time until a capacitor in the power supply lost its charge and the power to the CPU failed. This was enough time to stop I/O in progress, by issuing an IORST instruction, and then save the contents of the four accumulators and the carry bit to memory. When the power returned, if the CPU's front panel key switch was in the LOCK position, the CPU would start and perform an indirect jump through memory address 2. This was expected to be the address of an operating system service routine that would reload the accumulators and carry bit, and then resume normal processing. It was up to the service routine to figure out how to restart I/O operations that were aborted by the power failure.
1563:
the memory boards contained a "write-back" circuit to solve the destructive-read problem inherent to magnetic core memory. But the write-back mechanism also contained a mini arithmetic unit, which the processor used for several purposes. For the ISZ and DSZ instructions, the increment or decrement occurred between the memory location being read and the write-back; the CPU simply waited to be told if the result was zero or nonzero. These instructions were useful because they allowed a memory location to be used as a loop counter without tying up an accumulator, but they were slower than performing the equivalent arithmetic instructions.
1859:
address and data display lamps, a row of data entry switches, and a row of function switches that activated various CPU functions when pressed. The address lamps always displayed the current value of the program counter, in binary. The data lamps displayed various values depending on which CPU function was active at the moment. To the left of the leftmost data lamp, an additional lamp displayed the current value of the carry bit. On most models the lamps were incandescent lamps which were soldered to the panel board; replacing burned-out lamps was a bane of existence for Data
General field service engineers.
1542:
to jump to. However, unlike the load and store instructions, if the indirect address had the most significant bit set, it would perform a further cycle of indirection. On the Nova series processors prior to the Nova 3, there was no limit on the number of indirection cycles; an indirect address that referenced itself would result in an infinite indirect addressing loop, with the instruction never completing. (This could be alarming to users, since when in this condition, pressing the STOP switch on the front panel did nothing. It was necessary to reset the machine to break the loop.)
1496:
zero locations could be addressed from anywhere in the program without resorting to indexed addressing, which required tying up accumulator 2 or 3 to use as an index register. In assembly language, a ".ZREL" directive caused the assembler to place the instructions and data words that followed it in page zero; an ".NREL" directive placed the following instructions and data words in "normal" memory. Later Nova models added instructions with extended addressing fields, which overcame this difficulty (at a performance penalty).
1335:
were 17-bit circular, with the carry bit "to the left" of the most significant bit. In other words, when a left shift was performed, the most significant bit of the result was shifted into the carry bit, and the previous contents of the carry bit were shifted into the least significant bit of the result. Byte swaps did not affect the carry bit. In assembly language, these options were specified by adding a letter to the opcode: 'L' — shift left; 'R' — shift right, 'S' — swap bytes; nothing — do not perform a shift or swap.
669:, with the first versions shipping in 1973. The Nova 2 was essentially a simplified version of the earlier machines as increasing chip densities allowed the CPU to be reduced in size. While the SuperNOVA used three 15Ă—15" boards to implement the CPU and its memory, the Nova 2 fitted all of this onto a single board. ROM was used to store the boot code, which was then copied into core when the "program load" switch was flipped. Versions were available with four ("2/4"), seven and ten ("2/10") slots.
573:
178:
1887:
PROGRAM LOAD or some other method to start the CPU and initiate the boot sequence. Turning the switch to LOCK disabled the front panel function switches; by turning the switch to LOCK and removing the key, the user could render the CPU resistant to tampering. On systems with magnetic core memory, the LOCK position also enabled the auto power failure recovery function. The key could be removed in the OFF or LOCK positions.
1331:
cleared, or complemented prior to performing the instruction. In assembly language, these options were specified by adding a letter to the opcode: 'O' — set the carry bit; 'Z' — clear the carry bit, 'C' — complement the carry bit, nothing — leave the carry bit alone. If the no-load bit was also specified, the specified carry value would be used for the computation, but the actual carry register would remain unaltered.
749:
1835:
mask was transmitted to all devices on the backplane. It was up to the device to decide what the mask actually meant to it; by convention, a device that was masked out was not supposed to raise the interrupt line, but the CPU had no means of enforcing this. Most devices that were maskable allowed the mask bit to be selected via a jumper on the board. There were devices that ignored the mask altogether.
3396:
129:
1863:
instruction. To reduce panel clutter and save money, the function switches were implemented as two-way momentary switches. When a function switch lever was lifted, it triggered the function whose name was printed above the switch on the panel; when the lever was pressed down, it activated the function whose name appeared below the switch. The switch lever returned to a neutral position when released.
1875:
incremented the program counter and then performed an examine operation on that memory location, allowing the user to step through a series of memory locations. Pressing DEPOSIT wrote the value contained in the data switches to the memory location pointed at by the program counter. Pressing DEPOSIT NEXT first incremented the program counter and then deposited to the pointed-to memory location.
25:
1243:
138:
564:, featuring semiconductor (SC) memory. The much higher performance memory allowed the CPU, which was synchronous with memory, to be further increased in speed to run at a 300 ns cycle time (3.3 MHz). This made it the fastest available minicomputer for many years. Initially the new memory was also very expensive and ran hot, so it was not widely used.
2298:, on the RDOS console. It reveals further quirks of the Nova instruction set. For instance, there is no instruction to load an arbitrary "immediate" value into an accumulator (although memory reference instructions do encode such a value to form an effective address). Accumulators must generally be loaded from initialized memory locations (e.g.
1848:
678:
1819:
this line. The CPU took the interrupt as soon as it completed the current instruction. As stated above, a device was expected to raise its "done" I/O flag when it requested an interrupt, and the convention was that the device would clear its interrupt request when the CPU executed a I/O clear instruction on the device's channel number.
186:
1871:
switch to the right of that was the START/CONTINUE switch. Pressing CONTINUE caused the CPU to resume executing at the instruction currently pointed at by the program counter. Pressing START transferred the value currently set in data switches 1-15 to the program counter, and then began executing from there.
1822:
The CPU expected the operating system to place the address of its interrupt service routine into memory address 1. When a device interrupted, the CPU did an indirect jump through address 1, placing the return address into memory address 0, and disabling further interrupts. The interrupt handler would
1818:
From the hardware standpoint, the interrupt mechanism was relatively simple, but also less flexible, than current CPU architectures. The backplane supported a single interrupt request line, which all devices capable of interrupting connected to. When a device needed to request an interrupt, it raised
1495:
Obviously, mode 0 was only capable of addressing the first 256 memory words, given the eight-bit address field. This portion of memory was referred to as "page zero". Page zero memory words were considered precious to Nova assembly language programmers because of the small number available; only page
1322:
All arithmetic instructions operated between accumulators. For operations requiring two operands, one was taken from the source accumulator, and one from the destination accumulator, and the result was deposited in the destination accumulator. For single-operand operations, the operand was taken from
1182:
The core on this 8K word memory board occupied a centrally located "board-on-a-board", 5.25" wide by 6.125" high, and was covered by a protective plate. It was surrounded by the necessary support driver read-write-rewrite circuitry. All of the core and the corresponding support electronics fit onto a
1882:
PROGRAM LOAD was the mechanism usually used to boot a Nova. When this switch was triggered, it caused the 32-word boot ROM to be mapped over the first 32 words of memory, set the program counter to 0, and started the CPU. The boot ROM contained code that would read 256 words (512 bytes) of code from
1838:
On the systems having magnetic core memory (which retained its contents without power), recovery from a power failure was possible. A power failure detection circuit in the CPU issued an interrupt when loss of the main power coming into the computer was detected; from this point, the CPU had a short
1541:
As in the case of the load and store instructions, the jump instructions contained an indirect bit, which likewise was specified in assembly using the '@' character. In the case of an indirect jump, the processor retrieved the contents of the target location, and used the value as the memory address
1499:
The assembler computed relative offsets for mode 1 automatically, although it was also possible to write it explicitly in the source. If a memory reference instruction referenced a memory address in .NREL space but no mode specifier, mode 1 was assumed and the assembler calculated the offset between
1476:
The Nova instruction set contained a pair of instructions that transferred memory contents to accumulators and vice versa, two transfer-of-control instructions, and two instructions that tested the contents of a memory location. All memory reference instructions contained an eight-bit address field,
1338:
All arithmetic instructions included a three-bit field that could specify a test which was to be applied to the result of the operation. If the test evaluated to true, the next instruction in line was skipped. In assembly language, the test option was specified as a third operand to the instruction.
1326:
All arithmetic instructions included a "no-load" bit which, when set, suppressed the transfer of the result to the destination register; this was used in conjunction with the test options to perform a test without losing the existing contents of the destination register. In assembly language, adding
332:
Cancelation of the PDP-X prompted de Castro to consider leaving DEC to build a system on his own. He was not alone; in late 1967 a group of like-minded engineers formed to consider such a machine. The group included Pat Green, a divisional manager; Richard Sogge, another hardware engineer; and Henry
2160:
Basic models of the Nova came without built-in hardware multiply and divide capability, to keep prices competitive. The following routine multiplies two 16-bit words to produce a 16-bit word result (overflow is ignored). It demonstrates combined use of ALU op, shift, and test (skip). Note that when
1834:
The operating system could somewhat manage the ordering of interrupts by setting an interrupt mask using the MSKO instruction. This was intended to allow the operating system to determine which devices were permitted to interrupt at a given time. When this instruction was issued, a 16-bit interrupt
1757:
Starting a device caused it to set its busy flag. When the requested operation was completed, conventionally the device cleared its busy flag and set its done flag; most devices had their interrupt request mechanism wired to the done flag, so setting the done flag caused an interrupt (if interrupts
1562:
As in the case of the load and store instructions, there was an indirect bit that would perform a single level of indirect addressing. These instructions were odd in that, on the Novas with magnetic core memory, the instruction was executed within the memory board itself. As was common at the time,
588:
technology, in 1968 Fairchild prototyped the 4711, a single-chip 4-bit ALU. The design was never intended for mass production and was quite expensive to produce. The introduction of the
Signetics 8260 in 1969 forced their hand; both Texas Instruments and Fairchild introduced 4-bit ALUs of their own
299:
manufacturers who were making rapid advances in the complexity of the boards they could assemble. de Castro concluded that the 8/I could be produced using fully automated assembly on large boards, which would have been impossible only a year earlier. Others within DEC had become used to the smaller
1895:
The Nova 1200 executed core memory access instructions (LDA and STA) in 2.55 microseconds (ÎĽs). Use of read-only memory saved 0.4 ÎĽs. Accumulator instructions (ADD, SUB, COM, NEG, etc.) took 1.55 ÎĽs, MUL 2.55 ÎĽs, DIV 3.75 ÎĽs, ISZ 3.15-4.5 ÎĽs. On the later
Eclipse MV/6000, LDA and STA took 0.44 ÎĽs,
1878:
The INST STEP function caused the CPU to execute one instruction, at the current program counter location, and then halt. Since the program counter would be incremented as part of the instruction execution, this allowed the user to single-step through a program. MEMORY STEP, a misnomer, caused the
1862:
Each of the data switches controlled the value of one bit in a 16-bit value, and per Data
General convention, they were numbered 0-15 from left to right. The data switches provided input to the CPU for various functions, and could also be read by a running program using the READS assembly language
1858:
As was the convention of the day, most Nova models provided a front panel console to control and monitor CPU functions. Models prior to the Nova 3 all relied on a canonical front panel layout, as shown in the Nova 840 panel photo to the right. The layout contained a keyed power switch, two rows of
1467:
This decoded as: clear the carry bit; add the contents of AC2 (accumulator 2) to AC0; circularly shift the result one bit to the right; test the result to see if the carry bit is set and skip the next instruction if so. Discard the result after performing the test. In effect, this adds two numbers
1330:
The CPU contained a single-bit register called the carry bit, which after an arithmetic operation would contain the carry out of the most significant bit. The carry bit could be set to a desired value prior to performing the operation using a two-bit field in the instruction. The bit could be set,
600:
While
Seligman was working on the SuperNOVA, the company received a letter from Ron Gruner stating "I've read about your product, I've read your ads, and I'm going to work for you. And I'm going to be at your offices in a week to talk to you about that." He was hired on the spot. Gruner was put in
1830:
The operating system's interrupt service routine then typically performed an indexed jump using the received channel number, to jump to the specific interrupt handling routine for the device. There were a few devices, notably the CPU's power-failure detection circuit, which did not respond to the
1334:
All arithmetic instructions included a two-bit field which could be used to specify a shift option, which would be applied to the result before it was loaded into the destination register. A single-bit left or right shift could be specified, or the two bytes of the result could be swapped. Shifts
1178:
This core memory board was organized in planar fashion as four groups of four banks, each bank carrying two sets of core in a 64 by 64 matrix; thus there were 64 x 64 = 4096 bits per set, x 2 sets giving 8,192 bits, x 4 banks giving 32,768 bits, x 4 groups giving a total of 131,072 bits, and this
1886:
The power switch was a 3-way keyed switch with positions marked OFF, ON, and LOCK. In the OFF position all power was removed from the CPU. Turning the key to ON applied power to the CPU. However, unlike current CPUs, the CPU did not start automatically when power was applied; the user had to use
1680:
Each I/O instruction contained a six-bit channel number field, a four-bit to specify which register to read or write, and a two-bit field to specify which signal was to be sent. In assembly language, the signal was specified by adding a letter to the opcode: 'S' for start, 'C' for clear, 'P' for
851:
Data
General followed up on the success of the original Nova with a series of faster designs. The Eclipse family of systems was later introduced with an extended upwardly compatible instruction set, and the MV-series further extended the Eclipse into a 32-bit architecture to compete with the DEC
512:
Ken Olsen had publicly predicted that DG would fail, but with the release of the Nova it was clear that was not going to happen. By this time, a number of other companies were talking about introducing 16-bit designs as well. Olsen decided these presented a threat to their 18-bit line as well as
311:
and its major update in 1967 led to a new generation of designs with word lengths that were multiples of 8 bits rather than multiples of 6 bits as in most previous designs. This led to mid-range designs working at 16-bit word lengths instead of DEC's current 12- and 18-bit lineups. de Castro was
1870:
Going to the right, the next switch was the RESET/STOP switch. Pressing STOP caused the CPU to halt after completing the current instruction. Pressing RESET caused the CPU to halt immediately, cleared a number of CPU internal registers, and sent an I/O reset signal to all connected devices. The
1866:
Referencing the Nova 840 photo, the first four switches from the left performed the EXAMINE and DEPOSIT functions for the four accumulators. Pressing EXAMINE on one of these caused the current value of the accumulator to be displayed in binary by the data lamps. Pressing DEPOSIT transferred the
1826:
After the interrupt had been processed and the service routine had sent the device an I/O clear, it resumed normal processing by enabling interrupts and then returning via an indirect jump through memory address 0. In order to prevent a pending interrupt from interrupting immediately before the
636:
Around the same time, rumors of a new 32-bit machine from DEC began to surface. DG decided they had to have a similar product, and Gruner was put in charge of what became the
Fountainhead Project. Given the scope of the project, they agreed that the entire effort should be handled off-site, and
495:
The first sale was to a university in Texas, with the team hand-building an example which shipped out in
February. However, this was in the midst of a strike in the airline industry and the machine never arrived. They sent a second example, which arrived promptly as the strike had ended by that
1874:
The next two switches provided read and write access to memory from the front panel. Pressing EXAMINE transferred the value set in data switches 1-15 to the program counter, fetched the value in the corresponding memory location, and displayed its value in the data lamps. Pressing EXAMINE NEXT
1676:
The Novas implemented a channelized model for interfacing to I/O devices. In the model, each I/O device was expected to implement two flags, referred to as "Busy" and "Done", and three data and control registers, referred to as A, B, and C. I/O instructions were available to read and write the
596:
This led DG to consider the design of a new CPU using these more integrated ICs. At a minimum, this would reduce the CPU to a single card for either the basic Nova or the SuperNOVA. A new concept emerged where a single chassis would be able to host either machine simply by swapping out the CPU
532:
Seligman's new design took advantage of both of these improvements. To start, the new ICs allowed the ALU to be expanded to full 16-bit width on the same two cards, allowing it to carry out math and logic operations in a single cycle and thereby making the new design four times as fast as the
656:
The 840, first offered in 1973, also included a new paged memory system allowing for addresses of up to 17-bits. An index offset the base address into the larger 128 kword memory. Actually installing this much memory required considerable space; the 840 shipped in a large 14-slot case.
1605:
Jump indirect to the memory address specified by the contents of location 17, in page zero space, and deposit the return address in accumulator 3. This was the standard method for making an RDOS system call on early Nova models; the assembly language mnemonic ".SYSTM" translated to this.
315:
In 1967, de Castro began a new design effort known as "PDP-X" which included several advanced features. Among these was a single underlying design that could be used to build 8-, 16-, and 32-bit platforms. This progressed to the point of producing several detailed architecture documents.
740:(MMU) enabled to allow up to 128 kwords of memory to be used. The MMU was also installed in the Nova 4/S, but was disabled by firmware. Both the 4/S and the 4/X included a "prefetcher" to increase performance by fetching up to 11 instructions from memory before they were needed.
1827:
return jump (which would cause the return address to be overwritten), the INTEN instruction had a one-instruction-cycle delay. When it was executed, interrupts would not be enabled until after the following instruction, which was expected to be the JMP@ 0 instruction, was executed.
735:
There were three different versions of the Nova 4, the Nova 4/C, the Nova 4/S and the Nova 4/X. The Nova 4/C was a single-board implementation that included all of the memory (16 or 32 kwords). The Nova 4/S and 4/X used separate memory boards. The Nova 4/X had the on-board
1484:
Mode 1 — relative addressing. The contents of the address field of the instruction is sign extended to the left and added to the current value of the program counter (which, by the time the instruction executes, points to the next instruction). The result is used as the target
1520:
Both of these instructions included an "indirect" bit. If this bit was set (done in assembly language by adding a '@' to the opcode), the contents of the target address were assumed to be a memory address itself, and that address would be referenced to do the load or store.
2325:
function. Therefore, a temporary location is needed to preserve the return address of the caller of this function. For a recursive or otherwise re-entrant routine, a stack, hardware if available, software if not, must be used instead. The return instruction becomes
789:, of 1977. This was sold both as a CPU for other users, a complete chipset for those wanting to implement a computer, a complete computer on a single board with 4 kB of RAM, and as a complete low-end model of the Nova. An upgraded version of the design, 1979's
520:
Rumors of the new system from DEC reached DG shortly after the Nova began shipping. In spring 1970 they hired a new designer, Larry
Seligman, to leapfrog any possible machine in the making. Two major changes had taken place since the Nova was designed; one was that
560:, was released in 1970. Although the initial models still used core, the entire design was based on the premise that faster semiconductor memories would become available and the platform could make full use of them. This was introduced later the same year as the
390:, with minimal manual wiring, allowing all the boards to be built in an automated fashion. This greatly reduced costs over 8/I, which consisted of many smaller boards that had to be wired together at the backplane, which was itself connected together using
628:, was eroding the value of the original simplified instructions. Seligman was put in charge of designing a new machine that would be compatible with the Nova while offering a much richer environment for those who wanted it. This concept shipped as the
608:, the 1200 referring to the use of the original Nova's 1,200 ns core memory. It featured a 4-bit ALU based on a single 74181 chip, and was thus essentially a repackaged Nova. Seligman's repackaged four-ALU SuperNOVA was released in 1971 as the
1133:. A year after its introduction, this design was improved to include a full 16-bit parallel math unit using four 74181s, this design being referred to as the SuperNova. Future versions of the system added a stack unit and hardware multiply/divide.
1585:
Transfers the contents of the memory location labeled COUNT into accumulator 1. Assuming that COUNT is in .NREL space, this instruction is equivalent to: LDA 1,1,(COUNT-(.+1)) where '.' represents the location of the LDA instruction.
1226:
could be broadly categorized into one of three functions: 1) register-to-register manipulation, 2) memory reference, and 3) input/output. Each instruction was contained in one word. The register-to-register manipulation was almost
1209:
signals created a simple, efficient I/O design that made interfacing programmed I/O and Data
Channel devices to the Nova simple compared to competing machines. In addition to its dedicated I/O bus structure, the Nova backplane had
1313:
The machine instructions implemented below are the common set implemented by all of the Nova series processors. Specific models often implemented additional instructions, and some instructions were provided by optional hardware.
632:
series, which offered the ability to add additional circuitry to tailor the instruction set for scientific or data processing workloads. The Eclipse was successful in competing with the PDP-11 at the higher end of the market.
1323:
the source register and the result replaced the destination register. For all single-operand opcodes, it was permissible for the source and destination accumulators to be the same, and the operation functioned as expected.
233:(or "microchip") design, the line went through several upgrades over the next five years, introducing the 800 and 1200, the Nova 2, Nova 3, and ultimately the Nova 4. A single-chip implementation was also introduced as the
612:, resulting in the somewhat confusing naming where the lower-numbered model has higher performance. Both models were offered in a variety of cases, the 1200 with seven slots, the 1210 with four and the 1220 with fourteen.
2561:
The Canadian Broadcasting Corporation in Montreal used the Nova 1200 for channel play-out automation up until the late 1980s. It was then replaced with refurbished Nova 4 units and these were in use until the mid 1990s.
333:
Burkhardt III, a software engineer. In contrast to the PDP-X, the new effort focused on a single machine that could be brought to market quickly, as de Castro felt the PDP-X concept was far too ambitious for a small
1231:-like in its bit-efficiency; and an instruction that manipulated register data could also perform tests, shifts and even elect to discard the result. Hardware options included an integer multiply and divide unit, a
1625:
Jump to the memory location whose address is contained in accumulator 3. This was a common means of returning from a function or subroutine call, since the JSR instruction left the return address in accumulator 3.
499:
The system was successful from the start, with the 100th being sold after six months, and the 500th after 15 months. Sales accelerated as newer versions were introduced, and by 1975 the company had annual sales of
421:
Late in 1967, Richman introduced the group to New York-based lawyer Fred Adler, who began canvassing various funding sources for seed capital. By 1968, Adler had arranged a major funding deal with a consortium of
1667:
Decrement the value in the location labeled COUNT, and skip the next instruction if the result is zero. As in the case above, if COUNT is assumed to be in .NREL space, this is equivalent to: DSZ 1,(COUNT-(.+1))
300:
boards used in earlier machines and were concerned about tracking down problems when there were many components on a single board. For the 8/I, the decision was made to stay with small boards, using the new "
371:(ALU), the core mathematical component of a CPU, allowing the expansion from an 8-bit design to 16-bit. This did require the expansion of the CPU from a single 15 by 15 inches (38 cm Ă— 38 cm)
1831:
INTA instruction. If the INTA returned a result of zero, the interrupt service routine had to poll all of the non-INTA-responding devices using the SKPDZ/SKPDN instructions to see which one interrupted.
719:
for each. A floating-point co-processor was also available, taking up a separate slot. An additional option allowed for memory mapping, allowing programs to access up to 128 kwords of memory using
1491:
Mode 3 — indexed addressing. The contents of the address field of the instruction is sign extended to the left and added to the current value of accumulator 3. The result is used as the target address.
1488:
Mode 2 — indexed addressing. The contents of the address field of the instruction is sign extended to the left and added to the current value of accumulator 2. The result is used as the target address.
1797:— mask out. Used the contents of the specified accumulator to set up the interrupt mask. How the mask was interpreted was up to the implementation of each I/O device. Some devices could not be masked.
1766:
These instructions performed various CPU control and status functions. All of them were actually shorthand mnemonics for I/O instructions on channel 63, the CPU's self-referential I/O channel.
1537:("jump subroutine") — Does the same as the JMP instruction, but additionally loads the return address (the instruction following the JSR instruction in line) into accumulator 3 before jumping.
525:
had introduced the 8260, a 4-bit IC that combined an adder, XNOR and AND, meaning the number of chips needed to implement the basic logic was reduced by about three times. Another was that
701:
It appears that Data General originally intended the Nova 3 to be the last of its line, planning to replace the Nova with the later Eclipse machines. However, continued demand led to a
360:
that allowed more complex designs. Fairchild's latest 9300 series allowed up to 96 gates per chip, and they had used this to implement a number of 4-bit chips like binary counters and
340:
Discussing it with the others at DEC, the initial concept led to an 8-bit machine which would be less costly to implement. The group began talking with Herbert Richman, a salesman for
1194:
was already available at the time, and RAM-less systems (i.e. with ROM only) became popular in many industrial settings. The original Nova machines ran at approximately 200
782:
shared a set of 16 pins. This meant that reads and writes to memory required two cycles, and that the machine ran about half the speed of the original Nova as a result.
222:
case and had enough computing power to handle most simple tasks. The Nova became popular in science laboratories around the world. It was followed the next year by the
3253:
2921:
1500:
the current instruction and the referenced location, and placed this in the instruction's address field (provided that the resulting value fit into the 8-bit field).
3608:
438:(DG) on 15 April 1968. Green did not join them, considering the venture too risky, and Richman did not join until the product was up and running later in the year.
3133:
455: (equivalent to $ 33,193 in 2023), advertising it as "the best small computer in the world." The basic model was not very useful out of the box, and adding
375:
to two, but such a design would still be significantly cheaper to produce than the 8/I while still being more powerful and ASCII-based. A third board held the
693:
components, further increasing the performance of the system. The Nova 3 was offered in four-slot (the Nova 3/4) and twelve-slot (the Nova 3/12) versions.
1879:
CPU to run through a single clock cycle and halt. This was of little use to users and was generally only used by field service personnel for diagnostics.
533:
original. In addition, new smaller core memory was used that improved the cycle time from the original's 1,200 ns to 800 ns, offering a further
3603:
2838:
529:
was aggressively talking up semiconductor-based memories, promising 1024 bits on a single chip and running at much higher speeds than core memory.
3346:
844:
CGP (Computervision Graphics Processor) series. Its external design has been reported to be the direct inspiration for the front panel of the
1481:
Mode 0 — absolute addressing. The contents of the address field of the instruction is zero-filled on the left and used as the target address.
1261:. As the product grew, Data General developed many languages for the Nova computers, running under a range of consistent operating systems.
441:
Work on the first system took about nine months, and the first sales efforts started that November. They had a bit of luck because the Fall
2757:
866:. Data General itself would later evolve into a vendor of Intel processor-based servers and storage arrays, eventually being purchased by
593:
and 9341, respectively. In contrast to the 8260, the new designs offered all common logic functions and further reduced the chip count.
288:, a 12-bit computer widely referred to as the first true minicomputer. He also led the design of the upgraded PDP-8/I, which used early
394:. The larger-board construction also made the Nova more reliable, which made it especially attractive for industrial or lab settings.
42:
3159:
2674:
108:
517:, a much more complex design that was as different from the PDP-X as the Nova was. The two designs competed heavily in the market.
1277:, and several assemblers were available from Data General. Third party vendors and the user community expanded the offerings with
445:
had been delayed until December that year, so they were able to bring a working unit to San Francisco where they ran a version of
181:
A Nova system (beige and yellow, center bottom) and a cartridge hard disk system (opened, below Nova) in a mostly empty rack mount
357:
312:
convinced that it was possible to improve upon the PDP-8 by building a 16-bit minicomputer CPU on a single 15-inch square board.
690:
89:
3588:
1791:— I/O reset. Sent a reset signal on the I/O bus, which stopped all I/O, disabled interrupts and cleared all pending interrupts.
3067:
61:
46:
3246:
2910:
2577:
689:
of 1975 added two more registers, used to control access to a built-in stack. The processor was also re-implemented using
281:
3272:
68:
3427:
3126:
1278:
1168:
1149:
621:
320:
was not supportive of this project, feeling it did not offer sufficient advantages over the 12-bit PDP-8 and the 18-bit
261:
1093:
873:
There is a diverse but ardent group of people worldwide who restore and preserve original 16-bit Data General systems.
625:
398:
3535:
2591:
2587:
1282:
1270:
353:
1809:— stopped the CPU. Once halted, the CPU could be made to start again only by manual intervention at the front panel.
189:
A Nova 1200, mid-right, processed the images generated by the EMI-Scanner, the world's first commercially available
3567:
3339:
75:
1654:
Store the contents of accumulator 0 in the location that is one less than the address contained in accumulator 3.
35:
3593:
3561:
862:
442:
1773:— interrupt acknowledge. Transferred the channel number of the interrupting device to the specified accumulator.
1724:— "no I/O", a misnomer. The instruction was used to send a signal to a device without doing a register transfer.
1290:
1198:, but its SuperNova was designed to run at up to 3 MHz when used with special semiconductor main memory.
57:
2177:. Other single instructions can be arranged to load a specific set of useful constants (e.g. -2, -1, or +1).
2307:
1097:
410:
402:
341:
238:
553:; lacking core's read–write cycle, this could be accessed in 300 ns for a dramatic performance boost.
3598:
3456:
3446:
2831:
737:
638:
597:
circuit board. This would allow customers to purchase the lower-cost system and then upgrade at any time.
1718:— send the contents of the specified accumulator to the C register of the device on the specified channel
1706:— send the contents of the specified accumulator to the B register of the device on the specified channel
1694:— send the contents of the specified accumulator to the A register of the device on the specified channel
624:
than the deliberately simple one in the Nova. Continuing improvement in IC designs, and especially their
3332:
1130:
712:
577:
413:, instead of the single register that would be found in similar low-cost offerings like the PDP series.
372:
368:
296:
715:. This machine was designed from the start to be both the Nova 4 and the Eclipse S/140, with different
3422:
3298:
2938:
1438:— perform the bitwise AND of the two accumulators and place the result in the destination accumulator
1184:
1172:
1153:
771:
629:
380:
249:
3107:
2649:
1914:
1232:
215:
The first model, known simply as "Nova", was released in 1969. The Nova was packaged into a single
2858:
572:
3540:
1414:— take the bitwise complement of the source accumulator and add it to the destination accumulator
1120:, but later Eclipse designs would utilize a dedicated hardware memory address for this function.
289:
230:
2939:"The Business That Time Forgot: Data General is gone. But does that make its founder a failure?"
2650:"Computer History Museum - Data General Corporation (DG) - The Best Small Computer in the World"
1175:
as an option, one that practically everyone had to buy, bringing the system cost up to $ 7,995.
212:. The Nova family was very popular in the 1970s and ultimately sold tens of thousands of units.
82:
3504:
3438:
3155:
2670:
2664:
1910:
1236:
817:
729:
345:
169:
2306:, and practically all modern architectures, allow for immediate loads, although many such as
1909:
This is a minimal programming example in Nova assembly language. It is designed to run under
3509:
3451:
2877:
1803:— transferred the contents of the 16 front panel data switches to the specified accumulator.
1191:
1145:
601:
charge of the low-cost machine while Seligman designed a matching high-performance version.
550:
344:
who knew the others through his contacts with DEC. At the time, Fairchild was battling with
301:
257:
202:
164:
405:
was being rapidly reduced as they were implemented in chips, the design offset the lack of
237:
in 1977, but did not see widespread use as the market moved to new microprocessor designs.
3369:
3302:
1896:
ADD, etc. took 0.33 ÎĽs, MUL 2.2 ÎĽs, DIV 3.19 ÎĽs, ISZ 1.32 ÎĽs, FAD 5.17 ÎĽs, FMMD 11.66 ÎĽs.
1867:
binary value represented by the current settings of the data switches to the accumulator.
1223:
1105:
423:
406:
334:
277:
177:
1432:— add 1 to the contents of the source accumulator and move to the destination accumulator
1123:
The earliest models of the Nova processed math serially in 4-bit packets, using a single
2333:
The constant definitions at the end show two assembler features: the assembler radix is
2571:
2166:
1477:
and a two-bit field that specified the mode of memory addressing. The four modes were:
1117:
1101:
841:
761:
721:
642:
361:
253:
242:
1402:— move the bitwise complement of the source accumulator to the destination accumulator
748:
226:, which ran roughly four times as fast, making it the fastest mini for several years.
3582:
3385:
3375:
3318:
2979:
2295:
1558:— decrement the memory location, and skip the next instruction if the result is zero.
1552:— increment the memory location, and skip the next instruction if the result is zero.
1188:
434:
available for production ramp-up. de Castro, Burkhart and Sogge quit DEC and started
386:
The boards were designed so they could be connected together using a printed circuit
770:
single-chip implementations of the Nova processor. To allow it to fit into a 40-pin
3355:
3310:– Attempts to archive everything DG plus provide free and commercial products
3076:
1258:
1247:
1206:
857:
435:
401:
which would reemerge in the RISC designs in the 1980s. Because the complexity of a
379:
circuitry and a complete system typically included another board with 4 kB of
376:
209:
205:
3313:
3395:
2805:
1127:
845:
809:
775:
725:
470:
128:
24:
1214:
pins that could be used for non-standard connectors or other special purposes.
808:
The microNOVA was later re-packaged with a monitor in a PC-style case with two
3265:
3231:
Eclipse MV/6000 Principles of Operation, Data General 014-000648, 1980, App. F
2581:
1728:
In addition, four instructions were available to test the status of a device:
1262:
1137:
1109:
1070:
833:
706:
585:
549:
improvement. Performance could be further improved by replacing the core with
219:
3513:
1420:— move the negative of the source accumulator to the destination accumulator
1396:— move the contents of the source accumulator to the destination accumulator
1211:
1202:
1195:
1141:
1113:
716:
709:
522:
447:
391:
387:
349:
317:
216:
1712:— move the contents of the device's C register to the specified accumulator
1700:— move the contents of the device's B register to the specified accumulator
1688:— move the contents of the device's A register to the specified accumulator
1426:— subtract the contents source accumulator from the destination accumulator
1242:
645:. This design became very complex and was ultimately canceled years later.
2330:
which exploits the Nova's indirect addressing mode to load the return PC.
513:
12-bit, and began a new 16-bit design effort. This emerged in 1970 as the
367:
Using these ICs reduced the total IC count needed to implement a complete
307:
During the period when the PDP-8 was being developed, the introduction of
137:
3477:
3380:
1516:— store the contents of the specified accumulator into a memory location.
1183:
single standard 15 x 15-inch (380 mm) board. Up to 32K of such core
867:
779:
480:
465:
458:
1510:— load the contents of a memory location into the specified accumulator.
1179:
divided by the machine word size of 16 bits gave 8,192 words of memory.
620:
By this time, the PDP-11 was finally shipping. It offered a much richer
2594:– single-chip implementations of the IMP-16 with the ability to handle
837:
190:
2758:"When a Minicomputer becomes a Micro: the DGC microNOVA mN601 and 602"
3472:
2620:
2303:
821:
514:
2623:, essentially a re-engineered PDP-6, uses smaller "flip-chip" cards.
1847:
677:
648:
While these efforts were underway, work on the Nova line continued.
3292:– Includes a basic Nova emulator in a user-modifiable package
1442:
An example arithmetic instructions, with all options utilized, is:
185:
3519:
3199:
2616:
2334:
1846:
1302:
1298:
1294:
1274:
1266:
1254:
1241:
1165:
1124:
1089:
824:
the same year made most other machines disappear under the radar.
747:
676:
590:
571:
526:
496:
point, and in May the original one was finally delivered as well.
321:
308:
285:
241:
also introduced a microprocessor version of the Nova in 1977, the
184:
176:
3307:
2619:, which used large boards and had significant failure rates. The
728:
and instead included a ROM containing machine code that allows a
383:. A complete four-card system fit in a single rackmount chassis.
3289:
3222:
Technical Manual Nova 1200, Data General 015-000002, 1971, p.1-4
2595:
1286:
1228:
794:
3328:
3324:
3175:
1753:— skip the next instruction if the device's done flag is clear
1741:— skip the next instruction if the device's busy flag is clear
853:
18:
2341:= sixteen), and character constants could be encoded as e.g.
2310:
restrict the range of values that can be loaded immediately.
840:(1976) computers, and its architecture was the basis for the
451:. DG officially released the Nova in 1969 at a base price of
426:
funds from the Boston area, who agreed to provide an initial
2294:
The following routine prints the value of AC1 as a 16-digit
1747:— skip the next instruction if the device's done flag is set
1735:— skip the next instruction if the device's busy flag is set
724:. Unlike the earlier machines, the Nova 4 did not include a
3295:
1922:; a "hello, world" program for Nova running RDOS
3125:
Charles P. Thacker; Edward M. McCreight (December 1974).
2353:; print AC1 on console as 16 binary digits, by Toby Thain
3108:"Enterprise - a 16 bit business computer for only ÂŁ2300"
3023:
3021:
3019:
3017:
2962:
2960:
1853:(The front panel has been replaced with one from a 1220)
409:
of the load–store design by adding four general-purpose
295:
During the PDP-8/I process, de Castro had been visiting
2728:
2726:
2724:
2722:
2688:
2686:
2666:
The Computing Universe: A Journey through a Revolution
856:. The development of the MV-series was documented in
584:
As a demonstration of the power of their Micromatrix
3321:– Describes the Nova instruction set in detail
3200:"The Big & Beautiful Data General Minicomputers"
2709:
2707:
2705:
2703:
2701:
2615:
This was likely a reaction to the problems with the
1681:
pulse, and nothing for no signal. The opcodes were:
1531:— transfers control to the specified memory location
705:
machine introduced in 1978, this time based on four
324:. It was eventually canceled in the spring of 1968.
3553:
3528:
3497:
3490:
3465:
3436:
3410:
3403:
3362:
3062:
3060:
2321:, AC3 is overwritten by the return address for the
1985:; test ac0; skip if nonzero (don't load result)
1408:— add source accumulator to destination accumulator
1100:registers, two of which (2 and 3) could be used as
163:
155:
147:
49:. Unsourced material may be challenged and removed.
2806:"History of ALU 74181 in commercial minicomputers"
2574:– a single-chip implementation of the Nova 2 and 3
1376:— skip if either carry or result, or both, is zero
1187:could be supported in one external expansion box.
260:. A 32-bit upgrade of the Eclipse resulted in the
2882:University Of Iowa Department of Computer Science
304:" packaging for a modest improvement in density.
2105:; note bytes are packed right-to-left by default
1566:Some examples of memory reference instructions:
604:Gruner's low-cost model launched in 1970 as the
229:Introduced during a period of rapid progress in
3296:The portable C compiler includes a NOVA target.
1524:The two transfer-of-control instructions were:
1468:and tests to see if the result is odd or even.
2799:
2797:
2795:
2663:Hey, Tony; Hey, Anthony; Pápay, Gyuri (2014).
2173:. An idiomatic way to clear an accumulator is
256:support and other features required by modern
3340:
2185:; multiply AC0 <- AC1 * AC2, by Toby Thain
1136:The Nova 4 / Eclipse S/140 was based on four
580:. The 74181 ALU is the large IC center-right.
245:, but it also saw limited use in the market.
8:
3314:A portable PDP-8 and DG Nova cross-assembler
3152:Apple I Replica Creation: Back to the Garage
2905:
2903:
2108:; <15><12> denotes a CR LF pair.
1758:were enabled and the device wasn't masked).
121:
2859:"Thwarted at DEC, Thriving at Data General"
2669:. Cambridge University Press. p. 165.
2302:). Other contemporary machines such as the
1370:— skip if both carry and result are nonzero
832:The Nova influenced the design of both the
252:, which was similar in most ways but added
3494:
3407:
3394:
3347:
3333:
3325:
1503:The two load and store instructions were:
280:was the Product Manager of the pioneering
136:
127:
120:
3247:"Oral History of Edson (Ed) D. de Castro"
2878:"The Digital Equipment Corporation PDP-8"
2853:
2851:
2169:. This is used by the return instruction
1389:The actual arithmetic instructions were:
1327:a '#' to the opcode set the no-load bit.
793:, reduced the entire chipset to a single
109:Learn how and when to remove this message
3088:
3086:
1152:main memory only, without provision for
797:. This was offered in two machines, the
3308:Novas Are Forever (SimuLogic's) website
3051:
3039:
3027:
3008:
2996:
2966:
2894:
2818:
2786:
2774:
2744:
2732:
2692:
2641:
2608:
2584:processor inspired by the original Nova
1545:The two memory test instructions were:
1164:The first models were available with 8
1112:register. As with the PDP-8, current +
766:Data General also produced a series of
3609:Computer-related introductions in 1969
2832:"The best small computer in the world"
2713:
2102:; pointer to first character of string
1148:, and was the first Nova designed for
885:
816:. Enterprise shipped in 1981, running
3245:Hendrie, Gardner (22 November 2002).
3180:Data General Nova, Eclipse, MV and AV
3075:. Field Engineer's Reference Series.
1116:addressing was central. There was no
785:The first chip in the series was the
7:
1297:, and other proprietary versions of
556:The resulting machine, known as the
292:in place of individual transistors.
47:adding citations to reliable sources
2980:"Data General History / Background"
1235:(single and double precision), and
248:The Nova line was succeeded by the
3127:"Alto: A Personal Computer System"
732:to emulate a console when needed.
473:typically brought the price up to
142:Data General Nova 1200 front panel
14:
3604:Computers using bit-slice designs
3319:Carl Friend's Minicomputer Museum
1814:Interrupts and interrupt handling
208:released by the American company
3278:from the original on 2004-12-10.
3259:from the original on 2014-12-27.
3139:from the original on 2011-06-06.
2927:from the original on 2019-12-11.
2844:from the original on 2019-12-11.
356:market and were introducing new
23:
3264:Supnik, Bob (10 January 2004).
1964:; load ac0 with next character,
762:Fairchild 9440 § microNOVA
34:needs additional citations for
1253:The earliest Nova came with a
820:, but the introduction of the
637:Gruner selected a location at
1:
2578:National Semiconductor IMP-16
1472:Memory reference instructions
397:The new design used a simple
282:Digital Equipment Corporation
273:Edson de Castro and the PDP-X
2224:; shift multiplier, test lsb
887:Data General Nova registers
622:instruction set architecture
2588:National Semiconductor PACE
1271:Data General Business Basic
477:. In contrast, an 8/I with
3625:
3568:The Talking Propellerheads
3176:"Data General Restoration"
2269:; not zero, do another bit
2161:this routine is called by
1900:Assembly language examples
1339:The available tests were:
1066:
1059:
1041:
1030:
1022:
1014:
1006:
998:
990:
982:
759:
16:16-bit minicomputer series
3562:The Soul of a New Machine
3392:
3290:Bob Supnik's SimH project
2260:; shift and test for zero
2144:; flag word to end string
2051:; point to next character
1779:— disabled all interrupts
1246:Data General software on
1038:
863:The Soul of a New Machine
665:The next version was the
443:Joint Computer Conference
430:investment with a second
135:
126:
2485:; loop again if not zero
2401:; load ASCII '0'
2347:
2317:call macro implements a
2290:Binary print accumulator
2179:
1925:; uses PCHAR system call
1919:
1785:— enabled all interrupts
1656:
1628:
1608:
1588:
1568:
1444:
1352:— skip on nonzero result
3112:Personal Computer World
2918:Computer History Museum
2863:Computer History Museum
2422:; get next bit in carry
1913:and prints the string “
1364:— skip on nonzero carry
1318:Arithmetic instructions
1094:load–store architecture
626:price–performance ratio
399:load–store architecture
352:in the rapidly growing
342:Fairchild Semiconductor
239:Fairchild Semiconductor
3589:Data General computers
1855:
1250:
860:'s popular 1981 book,
848:(1975) microcomputer.
827:
757:
738:memory management unit
682:
639:Research Triangle Park
581:
194:
182:
3266:"What Was The PDP-X?"
3096:. Data General. 1977.
2437:; bump to '1'
2239:; 1: add multiplicand
2156:16-bit multiplication
1850:
1346:— skip on zero result
1245:
1140:bit-slice ALUs, with
1104:. There was a 15-bit
1096:. It had four 16-bit
1088:The Nova, unlike the
984:Accumulator registers
877:Technical description
751:
680:
578:printed circuit board
575:
469:) RAM in the form of
373:printed circuit board
369:arithmetic logic unit
188:
180:
2804:Gianluca G. (2017).
2762:The CPU Shack Museum
2383:; set up bit counter
1762:Special Instructions
1385:Nothing — never skip
1358:— skip on zero carry
1173:magnetic-core memory
1154:magnetic-core memory
772:dual in-line package
630:Data General Eclipse
381:random-access memory
250:Data General Eclipse
43:improve this article
3437:Microcomputers and
2764:. 21 November 2014.
2533:;that's a space
1905:Hello world program
1233:floating-point unit
888:
726:front panel console
681:Data General Nova 3
290:integrated circuits
123:
58:"Data General Nova"
3301:2009-02-23 at the
2984:Clemson University
2368:; save return addr
1917:” on the console.
1856:
1843:Front panel layout
1269:, Extended BASIC,
1251:
1224:instruction format
886:
758:
683:
582:
328:Design of the Nova
231:integrated circuit
195:
183:
3576:
3575:
3549:
3548:
3498:Operating systems
3486:
3485:
3204:www.chookfest.net
3150:Tom Owad (2005).
2837:. November 1968.
2446:; AC0-2 preserved
2313:Because the RDOS
2060:; go around again
1854:
1851:Running Nova 840
1237:memory management
1218:Programming model
1201:The standardized
1108:and a single-bit
1086:
1085:
1082:
1081:
1026:Index Register 3
1018:Index Register 2
417:Nova introduction
346:Texas Instruments
262:Eclipse MV series
258:operating systems
199:Data General Nova
175:
174:
119:
118:
111:
93:
3616:
3594:16-bit computers
3495:
3452:Data General/One
3408:
3398:
3349:
3342:
3335:
3326:
3279:
3277:
3270:
3260:
3258:
3251:
3232:
3229:
3223:
3220:
3214:
3213:
3211:
3210:
3196:
3190:
3189:
3187:
3186:
3172:
3166:
3165:
3147:
3141:
3140:
3138:
3131:
3122:
3116:
3115:
3104:
3098:
3097:
3090:
3081:
3080:
3074:
3069:Nova 4/S and 4/X
3064:
3055:
3049:
3043:
3037:
3031:
3025:
3012:
3006:
3000:
2994:
2988:
2987:
2976:
2970:
2964:
2955:
2954:
2952:
2950:
2935:
2929:
2928:
2926:
2915:
2907:
2898:
2892:
2886:
2885:
2876:Jones, Douglas.
2873:
2867:
2866:
2855:
2846:
2845:
2843:
2836:
2828:
2822:
2816:
2810:
2809:
2801:
2790:
2789:, p. 43-44.
2784:
2778:
2772:
2766:
2765:
2754:
2748:
2742:
2736:
2730:
2717:
2711:
2696:
2690:
2681:
2680:
2660:
2654:
2653:
2646:
2624:
2613:
2552:
2549:
2546:
2543:
2540:
2537:
2534:
2531:
2528:
2525:
2522:
2519:
2516:
2513:
2510:
2507:
2504:
2501:
2500:; output a space
2498:
2495:
2492:
2489:
2486:
2483:
2480:
2477:
2474:
2471:
2468:
2465:
2462:
2459:
2456:
2453:
2450:
2447:
2444:
2441:
2438:
2435:
2432:
2429:
2426:
2423:
2420:
2417:
2414:
2411:
2408:
2405:
2402:
2399:
2396:
2393:
2390:
2387:
2384:
2381:
2378:
2375:
2372:
2369:
2366:
2363:
2360:
2357:
2354:
2351:
2344:
2340:
2329:
2324:
2320:
2316:
2301:
2285:
2282:
2279:
2276:
2273:
2270:
2267:
2264:
2261:
2258:
2255:
2252:
2249:
2246:
2243:
2240:
2237:
2234:
2231:
2228:
2225:
2222:
2219:
2216:
2213:
2210:
2207:
2204:
2201:
2198:
2195:
2192:
2189:
2186:
2183:
2176:
2172:
2165:, AC3 holds the
2164:
2151:
2148:
2145:
2142:
2139:
2136:
2133:
2130:
2127:
2124:
2121:
2118:
2115:
2112:
2109:
2106:
2103:
2100:
2097:
2094:
2091:
2088:
2085:
2082:
2079:
2076:
2073:
2070:
2067:
2064:
2061:
2058:
2055:
2052:
2049:
2046:
2043:
2040:
2037:
2034:
2031:
2028:
2025:
2022:
2019:
2016:
2013:
2010:
2007:
2004:
2001:
1998:
1995:
1992:
1989:
1986:
1983:
1980:
1977:
1974:
1971:
1968:
1965:
1962:
1959:
1956:
1953:
1950:
1947:
1944:
1941:
1938:
1935:
1932:
1929:
1926:
1923:
1852:
1808:
1802:
1796:
1790:
1784:
1778:
1772:
1752:
1746:
1740:
1734:
1723:
1717:
1711:
1705:
1699:
1693:
1687:
1672:I/O Instructions
1663:
1660:
1650:
1647:
1644:
1641:
1638:
1635:
1632:
1621:
1618:
1615:
1612:
1601:
1598:
1595:
1592:
1581:
1578:
1575:
1572:
1557:
1551:
1536:
1530:
1515:
1509:
1463:
1460:
1457:
1454:
1451:
1448:
1437:
1431:
1425:
1419:
1413:
1407:
1401:
1395:
1381:
1375:
1369:
1363:
1357:
1351:
1345:
1146:read-only memory
1045:
893:
892:
889:
882:Processor design
803:microNOVA MP/200
799:microNOVA MP/100
774:(DIP) chip, the
551:read-only memory
548:
546:
545:
542:
539:
503:
491:
488:) was priced at
487:
483:
476:
468:
461:
454:
433:
429:
407:addressing modes
165:Operating system
140:
131:
124:
114:
107:
103:
100:
94:
92:
51:
27:
19:
3624:
3623:
3619:
3618:
3617:
3615:
3614:
3613:
3579:
3578:
3577:
3572:
3545:
3524:
3482:
3461:
3432:
3399:
3390:
3370:Edson de Castro
3358:
3353:
3303:Wayback Machine
3286:
3275:
3268:
3263:
3256:
3249:
3244:
3241:
3236:
3235:
3230:
3226:
3221:
3217:
3208:
3206:
3198:
3197:
3193:
3184:
3182:
3174:
3173:
3169:
3162:
3154:. p. xxi.
3149:
3148:
3144:
3136:
3129:
3124:
3123:
3119:
3114:. October 1983.
3106:
3105:
3101:
3092:
3091:
3084:
3072:
3066:
3065:
3058:
3050:
3046:
3038:
3034:
3026:
3015:
3007:
3003:
2995:
2991:
2978:
2977:
2973:
2965:
2958:
2948:
2946:
2937:
2936:
2932:
2924:
2913:
2909:
2908:
2901:
2893:
2889:
2875:
2874:
2870:
2857:
2856:
2849:
2841:
2834:
2830:
2829:
2825:
2817:
2813:
2803:
2802:
2793:
2785:
2781:
2773:
2769:
2756:
2755:
2751:
2743:
2739:
2731:
2720:
2712:
2699:
2691:
2684:
2677:
2662:
2661:
2657:
2648:
2647:
2643:
2638:
2633:
2628:
2627:
2614:
2610:
2605:
2568:
2559:
2554:
2553:
2550:
2547:
2544:
2541:
2538:
2535:
2532:
2529:
2526:
2523:
2520:
2517:
2514:
2511:
2508:
2505:
2502:
2499:
2496:
2493:
2490:
2487:
2484:
2481:
2478:
2475:
2472:
2469:
2466:
2463:
2460:
2457:
2454:
2451:
2448:
2445:
2442:
2439:
2436:
2433:
2430:
2427:
2424:
2421:
2418:
2415:
2412:
2409:
2406:
2403:
2400:
2397:
2394:
2391:
2388:
2385:
2382:
2379:
2376:
2373:
2370:
2367:
2364:
2361:
2358:
2355:
2352:
2349:
2342:
2338:
2327:
2322:
2318:
2314:
2299:
2292:
2287:
2286:
2283:
2280:
2277:
2274:
2271:
2268:
2265:
2262:
2259:
2256:
2253:
2250:
2247:
2244:
2241:
2238:
2235:
2232:
2229:
2226:
2223:
2220:
2217:
2214:
2211:
2208:
2205:
2202:
2199:
2196:
2193:
2190:
2187:
2184:
2181:
2174:
2170:
2162:
2158:
2153:
2152:
2149:
2146:
2143:
2140:
2137:
2134:
2131:
2128:
2125:
2122:
2119:
2116:
2113:
2110:
2107:
2104:
2101:
2098:
2095:
2092:
2089:
2086:
2083:
2080:
2077:
2074:
2071:
2068:
2065:
2062:
2059:
2056:
2053:
2050:
2047:
2044:
2042:; skipped if OK
2041:
2038:
2035:
2032:
2029:
2026:
2023:
2020:
2017:
2014:
2011:
2009:; skipped if OK
2008:
2005:
2002:
1999:
1996:
1993:
1990:
1987:
1984:
1981:
1978:
1975:
1972:
1969:
1966:
1963:
1960:
1957:
1954:
1951:
1948:
1945:
1942:
1939:
1936:
1933:
1930:
1927:
1924:
1921:
1907:
1902:
1893:
1845:
1816:
1806:
1800:
1794:
1788:
1782:
1776:
1770:
1764:
1750:
1744:
1738:
1732:
1721:
1715:
1709:
1703:
1697:
1691:
1685:
1674:
1665:
1664:
1661:
1658:
1652:
1651:
1648:
1645:
1642:
1639:
1636:
1633:
1630:
1623:
1622:
1619:
1616:
1613:
1610:
1603:
1602:
1599:
1596:
1593:
1590:
1583:
1582:
1579:
1576:
1573:
1570:
1555:
1549:
1534:
1528:
1513:
1507:
1474:
1465:
1464:
1461:
1458:
1455:
1452:
1449:
1446:
1435:
1429:
1423:
1417:
1411:
1405:
1399:
1393:
1379:
1373:
1367:
1361:
1355:
1349:
1343:
1320:
1311:
1309:Instruction set
1257:interpreter on
1220:
1162:
1106:program counter
1102:index registers
1061:Status register
1043:
1034:
1032:Program counter
1010:
1008:Index registers
986:
973:
968:
963:
958:
953:
948:
943:
938:
933:
928:
923:
918:
913:
908:
903:
898:
884:
879:
830:
764:
746:
699:
675:
663:
654:
618:
570:
543:
540:
537:
536:
534:
510:
502:US$ 100 million
501:
489:
485:
478:
474:
463:
456:
452:
431:
427:
424:venture capital
419:
362:shift registers
335:startup company
330:
278:Edson de Castro
275:
270:
201:is a series of
143:
115:
104:
98:
95:
52:
50:
40:
28:
17:
12:
11:
5:
3622:
3620:
3612:
3611:
3606:
3601:
3596:
3591:
3581:
3580:
3574:
3573:
3571:
3570:
3565:
3557:
3555:
3551:
3550:
3547:
3546:
3544:
3543:
3538:
3536:Business Basic
3532:
3530:
3526:
3525:
3523:
3522:
3517:
3507:
3501:
3499:
3492:
3488:
3487:
3484:
3483:
3481:
3480:
3475:
3469:
3467:
3463:
3462:
3460:
3459:
3454:
3449:
3443:
3441:
3434:
3433:
3431:
3430:
3425:
3420:
3414:
3412:
3405:
3401:
3400:
3393:
3391:
3389:
3388:
3383:
3378:
3373:
3366:
3364:
3360:
3359:
3354:
3352:
3351:
3344:
3337:
3329:
3323:
3322:
3316:
3311:
3305:
3293:
3285:
3284:External links
3282:
3281:
3280:
3261:
3240:
3237:
3234:
3233:
3224:
3215:
3191:
3167:
3160:
3142:
3132:. p. 13.
3117:
3099:
3082:
3056:
3044:
3032:
3013:
3001:
2989:
2971:
2956:
2945:. 1 April 2003
2930:
2899:
2887:
2868:
2847:
2823:
2811:
2791:
2779:
2767:
2749:
2737:
2718:
2697:
2682:
2675:
2655:
2640:
2639:
2637:
2634:
2632:
2629:
2626:
2625:
2607:
2606:
2604:
2601:
2600:
2599:
2585:
2575:
2572:Fairchild 9440
2567:
2564:
2558:
2555:
2476:; bump counter
2348:
2291:
2288:
2200:; clear result
2180:
2167:return address
2157:
2154:
2033:; print second
1920:
1906:
1903:
1901:
1898:
1892:
1889:
1844:
1841:
1815:
1812:
1811:
1810:
1804:
1798:
1792:
1786:
1780:
1774:
1763:
1760:
1755:
1754:
1748:
1742:
1736:
1726:
1725:
1719:
1713:
1707:
1701:
1695:
1689:
1673:
1670:
1657:
1629:
1609:
1589:
1569:
1560:
1559:
1553:
1539:
1538:
1532:
1518:
1517:
1511:
1493:
1492:
1489:
1486:
1482:
1473:
1470:
1445:
1440:
1439:
1433:
1427:
1421:
1415:
1409:
1403:
1397:
1387:
1386:
1383:
1377:
1371:
1365:
1359:
1353:
1347:
1319:
1316:
1310:
1307:
1273:, Interactive
1219:
1216:
1161:
1160:Memory and I/O
1158:
1118:stack register
1084:
1083:
1080:
1079:
1073:
1068:
1064:
1063:
1057:
1056:
1046:
1040:
1036:
1035:
1028:
1027:
1024:
1020:
1019:
1016:
1012:
1011:
1004:
1003:
1000:
996:
995:
992:
988:
987:
980:
979:
977:(bit position)
974:
971:
969:
966:
964:
961:
959:
956:
954:
951:
949:
946:
944:
941:
939:
936:
934:
931:
929:
926:
924:
921:
919:
916:
914:
911:
909:
906:
904:
901:
899:
896:
883:
880:
878:
875:
842:Computervision
829:
826:
756:microprocessor
745:
742:
722:bank switching
698:
695:
674:
671:
662:
659:
653:
650:
643:North Carolina
617:
614:
576:Nova 1200 CPU
569:
566:
509:
506:
418:
415:
329:
326:
274:
271:
269:
266:
264:of the 1980s.
254:virtual memory
243:Fairchild 9440
173:
172:
167:
161:
160:
157:
156:Product family
153:
152:
149:
145:
144:
141:
133:
132:
117:
116:
99:September 2016
31:
29:
22:
15:
13:
10:
9:
6:
4:
3:
2:
3621:
3610:
3607:
3605:
3602:
3600:
3599:Minicomputers
3597:
3595:
3592:
3590:
3587:
3586:
3584:
3569:
3566:
3564:
3563:
3559:
3558:
3556:
3552:
3542:
3539:
3537:
3534:
3533:
3531:
3527:
3521:
3518:
3515:
3511:
3508:
3506:
3503:
3502:
3500:
3496:
3493:
3489:
3479:
3476:
3474:
3471:
3470:
3468:
3464:
3458:
3455:
3453:
3450:
3448:
3445:
3444:
3442:
3440:
3435:
3429:
3426:
3424:
3421:
3419:
3416:
3415:
3413:
3411:Minicomputers
3409:
3406:
3402:
3397:
3387:
3386:Edward Zander
3384:
3382:
3379:
3377:
3376:Steve Wallach
3374:
3371:
3368:
3367:
3365:
3361:
3357:
3350:
3345:
3343:
3338:
3336:
3331:
3330:
3327:
3320:
3317:
3315:
3312:
3309:
3306:
3304:
3300:
3297:
3294:
3291:
3288:
3287:
3283:
3274:
3267:
3262:
3255:
3252:(Interview).
3248:
3243:
3242:
3238:
3228:
3225:
3219:
3216:
3205:
3201:
3195:
3192:
3181:
3177:
3171:
3168:
3163:
3161:1-931836-40-X
3157:
3153:
3146:
3143:
3135:
3128:
3121:
3118:
3113:
3109:
3103:
3100:
3095:
3089:
3087:
3083:
3078:
3071:
3070:
3063:
3061:
3057:
3054:, p. 60.
3053:
3048:
3045:
3042:, p. 58.
3041:
3036:
3033:
3030:, p. 55.
3029:
3024:
3022:
3020:
3018:
3014:
3011:, p. 44.
3010:
3005:
3002:
2999:, p. 54.
2998:
2993:
2990:
2985:
2981:
2975:
2972:
2969:, p. 53.
2968:
2963:
2961:
2957:
2944:
2943:money.cnn.com
2940:
2934:
2931:
2923:
2919:
2912:
2906:
2904:
2900:
2897:, p. 50.
2896:
2891:
2888:
2883:
2879:
2872:
2869:
2864:
2860:
2854:
2852:
2848:
2840:
2833:
2827:
2824:
2821:, p. 49.
2820:
2815:
2812:
2807:
2800:
2798:
2796:
2792:
2788:
2783:
2780:
2777:, p. 43.
2776:
2771:
2768:
2763:
2759:
2753:
2750:
2747:, p. 42.
2746:
2741:
2738:
2735:, p. 48.
2734:
2729:
2727:
2725:
2723:
2719:
2715:
2710:
2708:
2706:
2704:
2702:
2698:
2695:, p. 40.
2694:
2689:
2687:
2683:
2678:
2676:9780521766456
2672:
2668:
2667:
2659:
2656:
2651:
2645:
2642:
2635:
2630:
2622:
2618:
2612:
2609:
2602:
2597:
2593:
2589:
2586:
2583:
2579:
2576:
2573:
2570:
2569:
2565:
2563:
2556:
2346:
2336:
2331:
2311:
2309:
2305:
2297:
2296:binary number
2289:
2178:
2168:
2155:
2069:; normal exit
2000:; print first
1918:
1916:
1915:Hello, world.
1912:
1904:
1899:
1897:
1890:
1888:
1884:
1880:
1876:
1872:
1868:
1864:
1860:
1849:
1842:
1840:
1836:
1832:
1828:
1824:
1820:
1813:
1805:
1799:
1793:
1787:
1781:
1775:
1769:
1768:
1767:
1761:
1759:
1749:
1743:
1737:
1731:
1730:
1729:
1720:
1714:
1708:
1702:
1696:
1690:
1684:
1683:
1682:
1678:
1671:
1669:
1655:
1627:
1607:
1587:
1567:
1564:
1554:
1548:
1547:
1546:
1543:
1533:
1527:
1526:
1525:
1522:
1512:
1506:
1505:
1504:
1501:
1497:
1490:
1487:
1483:
1480:
1479:
1478:
1471:
1469:
1443:
1434:
1428:
1422:
1416:
1410:
1404:
1398:
1392:
1391:
1390:
1384:
1382:— always skip
1378:
1372:
1366:
1360:
1354:
1348:
1342:
1341:
1340:
1336:
1332:
1328:
1324:
1317:
1315:
1308:
1306:
1304:
1300:
1296:
1292:
1288:
1284:
1280:
1276:
1272:
1268:
1264:
1260:
1256:
1249:
1244:
1240:
1238:
1234:
1230:
1225:
1217:
1215:
1213:
1208:
1204:
1199:
1197:
1193:
1190:
1189:Semiconductor
1186:
1180:
1176:
1174:
1170:
1167:
1159:
1157:
1155:
1151:
1147:
1143:
1139:
1134:
1132:
1129:
1126:
1121:
1119:
1115:
1111:
1107:
1103:
1099:
1095:
1091:
1077:
1074:
1072:
1069:
1065:
1062:
1058:
1054:
1050:
1047:
1044:
1037:
1033:
1029:
1025:
1021:
1017:
1013:
1009:
1005:
1001:
997:
993:
989:
985:
981:
978:
975:
970:
965:
960:
955:
950:
945:
940:
935:
930:
925:
920:
915:
910:
905:
900:
895:
894:
891:
890:
881:
876:
874:
871:
869:
865:
864:
859:
855:
849:
847:
843:
839:
835:
828:Nova's legacy
825:
823:
819:
815:
811:
806:
804:
800:
796:
792:
788:
783:
781:
777:
773:
769:
763:
755:
752:Data General
750:
743:
741:
739:
733:
731:
727:
723:
718:
714:
711:
708:
704:
696:
694:
692:
688:
679:
672:
670:
668:
660:
658:
651:
649:
646:
644:
640:
634:
631:
627:
623:
615:
613:
611:
607:
602:
598:
594:
592:
589:in 1970, the
587:
579:
574:
567:
565:
563:
559:
554:
552:
530:
528:
524:
518:
516:
507:
505:
497:
493:
482:
472:
467:
460:
450:
449:
444:
439:
437:
425:
416:
414:
412:
408:
404:
400:
395:
393:
389:
384:
382:
378:
374:
370:
365:
363:
359:
355:
351:
347:
343:
338:
336:
327:
325:
323:
319:
313:
310:
305:
303:
298:
297:circuit board
293:
291:
287:
283:
279:
272:
267:
265:
263:
259:
255:
251:
246:
244:
240:
236:
232:
227:
225:
221:
218:
213:
211:
207:
206:minicomputers
204:
200:
192:
187:
179:
171:
168:
166:
162:
158:
154:
150:
146:
139:
134:
130:
125:
113:
110:
102:
91:
88:
84:
81:
77:
74:
70:
67:
63:
60: –
59:
55:
54:Find sources:
48:
44:
38:
37:
32:This article
30:
26:
21:
20:
3560:
3529:Applications
3417:
3356:Data General
3239:Bibliography
3227:
3218:
3207:. Retrieved
3203:
3194:
3183:. Retrieved
3179:
3170:
3151:
3145:
3120:
3111:
3102:
3093:
3079:. June 1981.
3077:Data General
3068:
3052:Hendrie 2002
3047:
3040:Hendrie 2002
3035:
3028:Hendrie 2002
3009:Hendrie 2002
3004:
2997:Hendrie 2002
2992:
2983:
2974:
2967:Hendrie 2002
2947:. Retrieved
2942:
2933:
2917:
2911:"SUPER NOVA"
2895:Hendrie 2002
2890:
2881:
2871:
2862:
2826:
2819:Hendrie 2002
2814:
2787:Hendrie 2002
2782:
2775:Hendrie 2002
2770:
2761:
2752:
2745:Hendrie 2002
2740:
2733:Hendrie 2002
2693:Hendrie 2002
2665:
2658:
2644:
2611:
2560:
2557:Applications
2337:by default (
2332:
2312:
2293:
2159:
2081:; error exit
2024:; swap bytes
1908:
1894:
1885:
1881:
1877:
1873:
1869:
1865:
1861:
1857:
1837:
1833:
1829:
1825:
1821:
1817:
1765:
1756:
1727:
1679:
1675:
1666:
1653:
1624:
1604:
1584:
1565:
1561:
1544:
1540:
1523:
1519:
1502:
1498:
1494:
1475:
1466:
1441:
1388:
1337:
1333:
1329:
1325:
1321:
1312:
1259:punched tape
1252:
1248:punched tape
1221:
1200:
1181:
1177:
1163:
1135:
1122:
1087:
1075:
1060:
1052:
1048:
1031:
1007:
983:
976:
872:
861:
858:Tracy Kidder
850:
831:
813:
810:floppy disks
807:
802:
798:
790:
786:
784:
767:
765:
753:
734:
702:
700:
686:
684:
666:
664:
655:
647:
635:
619:
616:Later models
609:
605:
603:
599:
595:
583:
568:1200 and 800
562:SuperNOVA SC
561:
557:
555:
531:
519:
511:
498:
494:
446:
440:
436:Data General
420:
411:accumulators
396:
385:
377:input/output
366:
339:
331:
314:
306:
294:
276:
247:
234:
228:
223:
214:
210:Data General
198:
196:
151:Data General
148:Manufacturer
105:
96:
86:
79:
72:
65:
53:
41:Please help
36:verification
33:
2714:Supnik 2004
2328:jmp @ retrn
1891:Performance
1098:accumulator
1002:Register 1
994:Register 0
846:MITS Altair
836:(1973) and
801:and larger
776:address bus
471:core memory
432:US$ 400,000
428:US$ 400,000
3583:Categories
3209:2021-08-20
3185:2021-08-20
2631:References
2515:; if error
2455:; if error
1263:FORTRAN IV
1078:arry flag
834:Xerox Alto
814:Enterprise
760:See also:
707:AMD Am2901
586:gate array
490:US$ 12,800
220:rack-mount
191:CT scanner
69:newspapers
3514:AOS/VS II
3457:Walkabout
3447:microNOVA
3404:Computers
3372:(founder)
3094:microNOVA
2636:Citations
2580:– 5-chip
1212:wire wrap
1203:backplane
1142:microcode
1114:zero page
768:microNOVA
744:microNOVA
717:microcode
710:bit-slice
606:Nova 1200
558:SuperNOVA
523:Signetics
508:SuperNOVA
486:6 kB
475:US$ 7,995
453:US$ 3,995
448:Spacewar!
403:flip-flop
392:wire wrap
388:backplane
350:Signetics
318:Ken Olsen
302:flip-chip
235:microNOVA
224:SuperNOVA
3491:Software
3478:Clariion
3381:Tom West
3299:Archived
3273:Archived
3254:Archived
3134:Archived
2922:Archived
2920:. 1970.
2839:Archived
2566:See also
2284:; return
2132:><
1485:address.
1138:AMD 2901
1128:bitslice
1092:, was a
780:data bus
730:terminal
610:Nova 800
464:16
3554:Related
3466:Servers
3428:MV/8000
3423:Eclipse
2949:27 July
2592:INS8900
2539:"0
2175:sub 0,0
2171:jmp 0,3
1946:dochar:
1067:
1055:ounter
1051:rogram
1039:
838:Apple I
812:as the
547:
535:
479:4
457:8
268:History
83:scholar
3473:Aviion
3363:People
3158:
2673:
2621:PDP-10
2548:retrn:
2530:"
2506:.pchar
2503:.systm
2443:.pchar
2440:.systm
2323:.pchar
2315:.systm
2304:PDP-11
2123:world.
2078:.systm
2066:.systm
2057:dochar
2030:.pchar
2027:.systm
1997:.pchar
1994:.systm
1943:start:
1447:ADDZR#
822:IBM PC
703:Nova 4
697:Nova 4
687:Nova 3
673:Nova 3
667:Nova 2
661:Nova 2
515:PDP-11
284:(DEC)
203:16-bit
85:
78:
71:
64:
56:
3520:DG/UX
3276:(PDF)
3269:(PDF)
3257:(PDF)
3250:(PDF)
3137:(PDF)
3130:(PDF)
3073:(PDF)
2925:(PDF)
2914:(PDF)
2842:(PDF)
2835:(PDF)
2617:PDP-6
2603:Notes
2596:bytes
2536:chr0:
2524:retrn
2404:movzl
2386:loop:
2365:retrn
2350:pbin:
2335:octal
2242:movzl
2206:movzr
2203:mbit:
2150:start
2138:>/
2117:Hello
2090:pmsg:
2084:.ertn
2063:done:
1940:start
1934:.nrel
1931:hello
1928:.titl
1801:READS
1789:IORST
1783:INTEN
1777:INTDS
1751:SKPDZ
1745:SKPDN
1739:SKPBZ
1733:SKPBN
1662:COUNT
1580:COUNT
1303:BASIC
1299:COBOL
1295:ALGOL
1279:Forth
1275:COBOL
1267:ALGOL
1255:BASIC
1169:words
1125:74181
1110:carry
1090:PDP-8
791:mN602
787:mN601
754:mN601
591:74181
527:Intel
322:PDP-9
309:ASCII
286:PDP-8
90:JSTOR
76:books
3505:RDOS
3418:Nova
3156:ISBN
2951:2016
2671:ISBN
2590:and
2582:PMOS
2542:n16:
2527:spc:
2482:loop
2398:chr0
2266:mbit
2182:mpy:
2147:.end
2126:<
2111:.txt
2087:halt
2072:.rtn
2048:pmsg
2012:movs
1991:done
1967:mov#
1961:pmsg
1937:.ent
1911:RDOS
1807:HALT
1795:MSKO
1771:INTA
1591:JSR@
1301:and
1287:BCPL
1283:Lisp
1229:RISC
1222:The
1205:and
1150:DRAM
818:RDOS
795:VLSI
778:and
713:ALUs
685:The
358:fabs
348:and
197:The
170:RDOS
159:Nova
122:Nova
62:news
3541:CEO
3510:AOS
3439:PCs
2545:-20
2518:jmp
2512:err
2509:jmp
2497:spc
2488:lda
2479:jmp
2473:szr
2458:inc
2452:err
2449:jmp
2425:inc
2419:szc
2389:lda
2380:n16
2371:lda
2356:sta
2319:jsr
2308:ARM
2300:n16
2272:jmp
2263:jmp
2257:szr
2227:add
2221:szc
2188:sub
2163:jsr
2075:er:
2054:jmp
2045:isz
2036:jmp
2003:jmp
1988:jmp
1982:snr
1949:lda
1722:NIO
1716:DOC
1710:DIC
1704:DOB
1698:DIB
1692:DOA
1686:DIA
1659:DSZ
1631:STA
1611:JMP
1571:LDA
1556:DSZ
1550:ISZ
1535:JSR
1529:JMP
1514:STA
1508:LDA
1462:SNC
1436:AND
1430:INC
1424:SUB
1418:NEG
1412:ADC
1406:ADD
1400:COM
1394:MOV
1380:SKP
1374:SEZ
1368:SBN
1362:SNC
1356:SZC
1350:SNR
1344:SZR
1207:I/O
1196:kHz
1192:ROM
1185:RAM
1171:of
1144:in
1131:ALU
1042:PC
868:EMC
854:VAX
691:TTL
652:840
641:in
354:TTL
45:by
3585::
3271:.
3202:.
3178:.
3110:.
3085:^
3059:^
3016:^
2982:.
2959:^
2941:.
2916:.
2902:^
2880:.
2861:.
2850:^
2794:^
2760:.
2721:^
2700:^
2685:^
2345:.
2343:"0
2339:20
2135:12
2129:15
2039:er
2006:er
1600:17
1305:.
1293:,
1289:,
1285:,
1281:,
1265:,
1239:.
1156:.
1023:3
1015:2
999:1
991:0
870:.
805:.
504:.
492:.
481:kW
466:kB
459:kW
364:.
337:.
217:3U
3516:)
3512:(
3348:e
3341:t
3334:v
3212:.
3188:.
3164:.
2986:.
2953:.
2884:.
2865:.
2808:.
2716:.
2679:.
2652:.
2598:.
2551:0
2521:@
2494:,
2491:0
2470:,
2467:2
2464:,
2461:2
2434:0
2431:,
2428:0
2416:,
2413:1
2410:,
2407:1
2395:,
2392:0
2377:,
2374:2
2362:,
2359:3
2281:3
2278:,
2275:0
2254:,
2251:2
2248:,
2245:2
2236:0
2233:,
2230:2
2218:,
2215:1
2212:,
2209:1
2197:0
2194:,
2191:0
2141:0
2120:,
2114:/
2099:1
2096:+
2093:.
2021:0
2018:,
2015:0
1979:,
1976:0
1973:,
1970:0
1958:@
1955:,
1952:0
1649:1
1646:-
1643:,
1640:3
1637:,
1634:0
1620:3
1617:,
1614:0
1597:,
1594:0
1577:,
1574:1
1459:,
1456:2
1453:,
1450:0
1291:C
1166:K
1076:C
1071:C
1053:C
1049:P
972:0
967:1
962:2
957:3
952:4
947:5
942:6
937:7
932:8
927:9
922:0
917:1
912:2
907:3
902:4
897:5
544:3
541:/
538:1
484:(
462:(
193:.
112:)
106:(
101:)
97:(
87:·
80:·
73:·
66:·
39:.
Text is available under the Creative Commons Attribution-ShareAlike License. Additional terms may apply.