Knowledge (XXG)

FO4

Source 📝

45: 241:
say the 90 nm adder is better from a circuits and architecture standpoint just because it has less latency. The 90 nm adder might be faster only due to its inherently faster devices. To compare the adder architecture and circuit design, it is more fair to normalize each adder's latency to the delay of one FO4 inverter.
202:
FO4 is generally used as a delay metric because such a load is generally seen in case of tapered buffers driving large loads, and approximately in any logic gate of a logic path sized for minimum delay. Also, for most technologies the optimum fanout for such buffers generally varies from 2.7 to 5.3.
240:
Because scaled technologies are inherently faster (in absolute terms), circuit performance can be more fairly compared using the fan out of 4 as a metric. For example, given two 64-bit adders, one implemented in a 0.5 μm technology and the other in 90 nm technology, it would be unfair to
206:
A fan out of 4 is the answer to the canonical problem stated as follows: Given a fixed size inverter, small in comparison to a fixed large load, minimize the delay in driving the large load. After some math, it can be shown that the minimum delay is achieved when the load is driven by a chain of N
199:, driven by an inverter 4x smaller than itself, and driving an inverter 4x larger than itself. Both conditions are necessary since input signal rise/fall time affects the delay as well as output loading. 401:"This document details the relationship between CV/I device delay metrics, fan-out-of-4 (FO4) inverter gate delay metrics, and high-performance microprocessor clock frequency trends" 237:
If the load itself is not large, then using a fan out of 4 scaling in successive logic stages does not make sense. In these cases, minimum sized transistors may be faster.
400: 434: 351: 128: 453: 66: 469: 109: 55: 81: 88: 439: 293: 446: 307: 223: 196: 407: 95: 62: 142: 298: 357: 226:(drain diffusion capacitance and wire capacitance), the result is "a fan out of e" (now N ~ ln(C 77: 292:
Horowitz, Mark; Harris, David; Ho, Ron; Wei, Gu-Yeon. "The Fanout-of-4 Inverter Delay Metric".
347: 154: 339: 181: 320: 376: 268: 456:// ACM SIGARCH Computer Architecture News. Vol. 30. No. 2. IEEE Computer Society, 2002 463: 245: 361: 102: 336:
The Thirty-Seventh Asilomar Conference on Signals, Systems & Computers, 2003
44: 343: 334:
Harris, D.; Sutherland, I. (2003). "Logical effort of carry propagate adders".
251:
Some examples of high-frequency CPUs with long pipeline and low stage delay:
256: 31: 17: 207:
inverters, each successive inverter ~4x larger than the previous; N ~ log
454:
The Optimal Logic Depth Per Pipeline Stage is 6 to 8 FO4 Inverter Delays
158: 449:– with a succinct example of design using FO4 inverters (p. 19). 273: 252: 255:
has design with cycle delay of 13 FO4; clock period of Intel's
406:. U.S. Design Technology Working Group; ITRS. 2003. Archived from 191:= the MOS gate capacitance of the logic gate under consideration 150: 38: 69:. Unsourced material may be challenged and removed. 27:Measure of time used in digital CMOS technologies 244:The FO4 time for a technology is five times its 259:at 3.4 GHz is estimated as 16.3 FO4. 195:As a delay metric, one FO4 is the delay of an 8: 184:driven by the logic gate under consideration 297: 129:Learn how and when to remove this message 284: 316: 305: 149:is a measure of time used in digital 30:For the role-playing video game, see 7: 67:adding citations to reliable sources 377:"IBM POWER6 Processor and Systems" 248:τ; therefore 5·τ = FO4. 25: 43: 54:needs additional citations for 1: 486: 344:10.1109/ACSSC.2003.1292037 29: 440:Revisiting the FO4 Metric 447:Slides on Logical Effort 435:Logical Effort Revisited 315:Cite journal requires 224:parasitic capacitances 157:of a component with a 442:// RWT, Aug 15, 2002 338:. pp. 873–878. 63:improve this article 375:Kostenko, Natalya. 143:digital electronics 413:on 3 December 2013 222:In the absence of 153:technologies: the 470:Electronic design 139: 138: 131: 113: 16:(Redirected from 477: 423: 422: 420: 418: 412: 405: 397: 391: 390: 388: 386: 381: 372: 366: 365: 331: 325: 324: 318: 313: 311: 303: 301: 289: 246:RC time constant 182:gate capacitance 134: 127: 123: 120: 114: 112: 71: 47: 39: 21: 485: 484: 480: 479: 478: 476: 475: 474: 460: 459: 452:MS Hrishikesh, 431: 426: 416: 414: 410: 403: 399: 398: 394: 384: 382: 379: 374: 373: 369: 354: 333: 332: 328: 314: 304: 291: 290: 286: 282: 265: 233: 229: 218: 214: 210: 190: 179: 171: 167: 135: 124: 118: 115: 72: 70: 60: 48: 37: 28: 23: 22: 15: 12: 11: 5: 483: 481: 473: 472: 462: 461: 458: 457: 450: 445:David Harris, 443: 437: 430: 429:External links 427: 425: 424: 392: 367: 352: 326: 317:|journal= 283: 281: 278: 277: 276: 271: 269:Logical effort 264: 261: 231: 227: 216: 212: 208: 193: 192: 188: 185: 177: 169: 165: 137: 136: 51: 49: 42: 26: 24: 14: 13: 10: 9: 6: 4: 3: 2: 482: 471: 468: 467: 465: 455: 451: 448: 444: 441: 438: 436: 433: 432: 428: 409: 402: 396: 393: 378: 371: 368: 363: 359: 355: 353:0-7803-8104-1 349: 345: 341: 337: 330: 327: 322: 309: 300: 299:10.1.1.68.831 295: 288: 285: 279: 275: 272: 270: 267: 266: 262: 260: 258: 254: 249: 247: 242: 238: 235: 225: 220: 204: 200: 198: 186: 183: 175: 174: 173: 162: 160: 156: 152: 148: 144: 133: 130: 122: 119:November 2010 111: 108: 104: 101: 97: 94: 90: 87: 83: 80: –  79: 75: 74:Find sources: 68: 64: 58: 57: 52:This article 50: 46: 41: 40: 35: 34: 19: 415:. Retrieved 408:the original 395: 383:. Retrieved 370: 335: 329: 308:cite journal 287: 250: 243: 239: 236: 221: 205: 201: 194: 180:= total MOS 163: 147:Fan-out of 4 146: 140: 125: 116: 106: 99: 92: 85: 73: 61:Please help 56:verification 53: 32: 417:29 November 385:29 November 164:Fan out = C 18:Fanout of 4 280:References 253:IBM Power6 155:gate delay 89:newspapers 294:CiteSeerX 257:Pentium 4 33:Fallout 4 464:Category 263:See also 197:inverter 172:, where 362:7880203 159:fan-out 103:scholar 360:  350:  296:  274:Fan-in 161:of 4. 105:  98:  91:  84:  76:  411:(PDF) 404:(PDF) 380:(PDF) 358:S2CID 110:JSTOR 96:books 78:"FO4" 419:2013 387:2013 348:ISBN 321:help 228:load 219:) . 213:load 178:load 166:load 151:CMOS 82:news 340:doi 234:). 168:/ C 141:In 65:by 466:: 356:. 346:. 312:: 310:}} 306:{{ 232:in 230:/C 217:in 215:/C 211:(C 189:in 170:in 145:, 421:. 389:. 364:. 342:: 323:) 319:( 302:. 209:4 187:C 176:C 132:) 126:( 121:) 117:( 107:· 100:· 93:· 86:· 59:. 36:. 20:)

Index

Fanout of 4
Fallout 4

verification
improve this article
adding citations to reliable sources
"FO4"
news
newspapers
books
scholar
JSTOR
Learn how and when to remove this message
digital electronics
CMOS
gate delay
fan-out
gate capacitance
inverter
parasitic capacitances
RC time constant
IBM Power6
Pentium 4
Logical effort
Fan-in
CiteSeerX
10.1.1.68.831
cite journal
help
doi

Text is available under the Creative Commons Attribution-ShareAlike License. Additional terms may apply.