Knowledge (XXG)

Category:x86 instructions

Source 📝

361: 226: 221: 33: 395: 344: 60: 21: 43: 371: 65: 55: 424: 339: 309: 75: 38: 366: 253: 356: 248: 209: 172: 160: 104: 192: 405: 148: 70: 400: 231: 182: 197: 418: 126: 121: 383: 285: 187: 177: 92: 268: 236: 80: 297: 273: 263: 258: 334: 143: 109: 329: 324: 319: 314: 138: 20:
The following 53 pages are in this category, out of 53 total.
8: 362:Transactional Synchronization Extensions 22:This list may not reflect recent changes 227:List of x86 virtualization instructions 222:List of x86 cryptographic instructions 34:List of discontinued x86 instructions 7: 396:X86 Bit manipulation instruction set 17:Pages in category "x86 instructions" 26: 14: 345:Supervisor Mode Access Prevention 61:Advanced Synchronization Facility 1: 44:X86 SIMD instruction listings 372:Trusted Execution Technology 441: 66:Advanced Vector Extensions 56:Advanced Matrix Extensions 340:Streaming SIMD Extensions 310:Software Guard Extensions 76:Alternate Instruction Set 39:X86 instruction listings 367:Trust Domain Extensions 254:Model-specific register 357:TEST (x86 instruction) 249:MMX (instruction set) 210:JMP (x86 instruction) 173:INT (x86 instruction) 161:HLT (x86 instruction) 105:CLMUL instruction set 193:Intel SHA extensions 406:XOP instruction set 149:FMA instruction set 71:AES instruction set 401:X86 debug register 232:Load task register 183:Intel BCD opcodes 432: 425:X86 architecture 440: 439: 435: 434: 433: 431: 430: 429: 415: 414: 413: 412: 411: 410: 388: 376: 349: 302: 290: 278: 241: 214: 202: 165: 153: 131: 114: 97: 85: 48: 12: 11: 5: 438: 436: 428: 427: 417: 416: 409: 408: 403: 398: 392: 389: 387: 386: 380: 377: 375: 374: 369: 364: 359: 353: 350: 348: 347: 342: 337: 332: 327: 322: 317: 312: 306: 303: 301: 300: 294: 291: 289: 288: 282: 279: 277: 276: 271: 266: 261: 256: 251: 245: 242: 240: 239: 234: 229: 224: 218: 215: 213: 212: 206: 203: 201: 200: 198:Interrupt flag 195: 190: 185: 180: 175: 169: 166: 164: 163: 157: 154: 152: 151: 146: 141: 135: 132: 130: 129: 124: 118: 115: 113: 112: 107: 101: 98: 96: 95: 89: 86: 84: 83: 78: 73: 68: 63: 58: 52: 49: 47: 46: 41: 36: 30: 28: 27: 18: 15: 13: 10: 9: 6: 4: 3: 2: 437: 426: 423: 422: 420: 407: 404: 402: 399: 397: 394: 393: 390: 385: 382: 381: 378: 373: 370: 368: 365: 363: 360: 358: 355: 354: 351: 346: 343: 341: 338: 336: 333: 331: 328: 326: 323: 321: 318: 316: 313: 311: 308: 307: 304: 299: 296: 295: 292: 287: 284: 283: 280: 275: 272: 270: 267: 265: 262: 260: 257: 255: 252: 250: 247: 246: 243: 238: 235: 233: 230: 228: 225: 223: 220: 219: 216: 211: 208: 207: 204: 199: 196: 194: 191: 189: 186: 184: 181: 179: 176: 174: 171: 170: 167: 162: 159: 158: 155: 150: 147: 145: 142: 140: 137: 136: 133: 128: 125: 123: 120: 119: 116: 111: 108: 106: 103: 102: 99: 94: 91: 90: 87: 82: 79: 77: 74: 72: 69: 67: 64: 62: 59: 57: 54: 53: 50: 45: 42: 40: 37: 35: 32: 31: 29: 25: 23: 16: 127:Extended MMX 19: 122:EVEX prefix 384:VEX prefix 286:NOP (code) 188:Intel MPX 178:Intel ADX 419:Category 93:Bit Test 269:MOVDDUP 237:LOADALL 81:AVX-512 298:RDRAND 274:MOVHPD 264:MOVAPD 259:ModR/M 335:SSSE3 144:FCMOV 110:CPUID 330:SSE5 325:SSE4 320:SSE3 315:SSE2 139:F16C 421:: 24:. 391:X 379:V 352:T 305:S 293:R 281:N 244:M 217:L 205:J 168:I 156:H 134:F 117:E 100:C 88:B 51:A

Index

This list may not reflect recent changes
List of discontinued x86 instructions
X86 instruction listings
X86 SIMD instruction listings
Advanced Matrix Extensions
Advanced Synchronization Facility
Advanced Vector Extensions
AES instruction set
Alternate Instruction Set
AVX-512
Bit Test
CLMUL instruction set
CPUID
EVEX prefix
Extended MMX
F16C
FCMOV
FMA instruction set
HLT (x86 instruction)
INT (x86 instruction)
Intel ADX
Intel BCD opcodes
Intel MPX
Intel SHA extensions
Interrupt flag
JMP (x86 instruction)
List of x86 cryptographic instructions
List of x86 virtualization instructions
Load task register
LOADALL

Text is available under the Creative Commons Attribution-ShareAlike License. Additional terms may apply.